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Abstract 
Adjustable speed drives are considered as workhorse of industry due to various 
applications in different kind of industries. According to a market survey, low 
voltage drives are most profitable in the drive industries. The drive consists of a 
machine and a converter, which processes grid power and converts into usable 
power for the machine. The converter consists of active and passive components. 
The size, weight, and volume of the drive are decided by the passive components 
since they typically contribute to 75% of the weight and volume of the drive. Most 
popular topology for the low voltage drive is a six-pulse diode bridge rectifier 
followed by a two-level inverter. For these drives, the DC-link capacitor is the major 
contributor among the passive components.  
The DC-link capacitance value can be reduced in the drive systems known as 
small DC-link capacitor based drives. However, small DC-link capacitor based drive 
system shows instability while it is operated with high input line inductance at the 
operating points with high power. This thesis presents a simple, new active damping 
technique that can stabilize effectively the drive system at the unstable operating 
points offering greatly reduced input line current THD. The active damping terms 
introduced are linked directly to the DC-link voltage ripple, and damping voltage 
components are added to the input voltage of the drive machine. The stabilizing 
effect of the active damping terms is demonstrated for an induction machine drive 
system. To facilitate the design and analysis of the active damping terms, the effects 
of the active damping terms on the machine current and the DC-link voltage of the 
drive system are discussed. A design recommendation for the proposed active 
damping terms is given. Simulation and experimental results verifying the 
effectiveness of the new active damping method are presented.  
A Neutral-Point-Clamped (NPC) three-level inverter with small DC-link 
capacitors is selected as viable option for a two-level inverter in this thesis for low 
voltage applications. This inverter requires zero average neutral-point current for 
stable neutral-point potential. The small DC-link capacitors may not maintain the 
capacitor voltage balance even with zero neutral-point current due to nonlinearities 
present in the circuit. This requires a fast control of the neutral-point voltage. A 
simple carrier-based modulation strategy is proposed which allows modeling the 
neutral-point voltage dynamics as a continuous function of the power drawn from 
the converter. This model shows that the neutral-point current is proportional to the 
power drawn from the converter, and it enables the use of well established classical 
control theory for the neutral-point voltage controller design. A simple PI controller 
is designed for the neutral-point voltage balance based on this model. The design 
method for optimum performance is discussed. The implementation of the proposed 
modulation strategy and controller is very simple. The controller is implemented in a 
7.5 kW induction machine based drive with only 14 μF DC-link capacitors. A fast 
and stable performance of the neutral-point voltage controller is achieved and 
verified by experiments. 
The performances of the two-level and three-level inverter based drive systems 
with small DC-link capacitors are compared. The shaft voltage, the common mode 
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voltage, the conducted emissions, and the efficiency of the two systems are 
compared since they are major factors which affect the size of the passive 
components in the drives. Although the three-level inverter requires higher number 
of active components as compared to the two-level inverter, it has been found that 
the three-level inverter is better solution than the two-level inverter even with small 
DC-link capacitors if the passive components size is concerned. 
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Chapter 1  
Introduction 
1.1 Background and Motivation 
Adjustable Speed Drives (ASD) are extensively used in various industries like 
traction; process industry; and heating, ventilation, and air-conditioning (HVAC) 
etc. They require controlled frequency and voltage magnitude of AC supply for easy 
control. However, the available power is the grid power, which has AC supply of 
constant amplitude and frequency. Grid power is converted to controlled AC power 
using AC to AC converter for electric drive applications. An typical AC to AC 
converter can have following parts as shown in Figure 1-1. 
1. Input Filters 
2. Power Processing Section (AC-AC conversion) 
a. AC to DC Rectification Stage 
b. Energy Storage Elements after Rectification Stage 
c. DC to AC Inversion Stage 
3. Output Filter 
Each part can consist of active or passive components. Input filter, energy storage 
elements after rectification stage, and output filter consist of only passive 
components such as inductors, capacitors etc. The DC to AC inversion stage is made 
of active components such as insulated gate bipolar transistors (IGBT), 
microcontrollers, etc. The AC to DC rectification stage may consist of active or 
passive components and it depends on the topology. If AC to DC rectifier is based 
on diode bridge rectification, it consists of diodes and transformers (for medium and 
high power applications). On the other hand, if the rectifier is realized by a power 
electronics converter, it consists of active components. 
According to a market research on AC drives, low power drives (5 to 40 kW) 
segment was the most profitable segment in 2010 [87]. The most common topology 
for this power level is a six-pulse diode bridge rectifier stage followed by a two-
level inverter. This topology has passive components, which typically contribute to 
75% of the size and weight of a power inverter [99]. The passive components;  
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Figure 1-1  Different Parts of an ASD. 
capacitors, magnetics, and thermal management components; are the major parts of 
the drive system [99]. 
The evolution of power semiconductor devices, which are used as active 
components, is rapid. Thyristors are the first generation of power semiconductor 
devices and they were introduced in market in 1958 for high power applications 
[41]. They are dominating high power low frequency applications even nowadays. 
Some 35 years ago, Power MOSFETs were introduced by International Rectifiers. 
They made linear power supplies, which used bipolar junction transistors, obsolete 
and replaced them with switched mode power supplies [91]. Few years later, IGBT 
was introduced, which had revolutionized the power electronics industry. It has been 
estimated that a cumulative cost saving of $15.8 trillion for over the last 20 years has 
been achieved by this technology [92]. During past years, from the 1st generation to 
the 5th generation of IGBT, overall losses are reduced to one third [18]. Recent 
developments show that the wide band gap material such as GaN and SiC can help 
increase in efficiency of the converters [86], [97]. However, the passive components 
evolution is slow. It can be seen from Fig. 13 in [99] that the highest contribution to 
the weight and volume of the drive is from capacitors. In voltage fed inverters such 
as two-level and three-level inverters, which are most common converter for drive 
applications, research has been focused on reducing the size of capacitors [9], [14], 
[26], [67], [75], [82]. However, small DC-link capacitor based drive system exhibits 
unstable operating point while it is operated with high input line inductance at 
operating points with high power. The instability of the operating point can be 
explained if the load connected to the drive system is considered as constant power 
load. Constant power load acts as negative impedance and can cause unstable 
operating point at high power [75]. 
1.2 Objectives and Scope of the Project 
1.2.1 Objectives 
The main objectives of this project were: 
1. To provide active damping for Small DC-link capacitor based ASD 
The small DC link capacitor based drive may show unstable operating 
point at high power level. This unstable operating point may cause poor 
THD at the input line current and high voltage oscillation at the DC-link. 
A stabilization technique is required. 
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2. To reduced passive components size and volume in a three-level inverter 
based drive 
The three-level inverter generates less electromagnetic interference. This 
reduces the requirement of EMI filter in the three-level inverter. However, 
the requirement for DC-link capacitor size is higher as compared to the 
two-level inverter. This depends on the modulation strategies. A 
modulation strategy is required to minimize the size of DC-link capacitor 
in the three-level inverter. 
1.2.2 Project Scope 
This project focuses on the reduction of passive components in an adjustable 
speed drive. The induction machine based drive is considered for experiments. 
However, the developed methods or techniques in the project should be in such a 
way that it can also be used for a permanent magnet synchronous machine. 
The low voltage drives are considered in this project and the power range is 5 
kW -40 kW. 
1.2.3 Tools used 
Following softwares are used during this project 
1. MATLAB® ver. 7.10.0.499 (R2010a): MATLAB is used for various 
numerical calculations in this project. 
2. Simulink ver. 7.5 (R2010a): This is a dynamic system simulation tool for 
MATLAB®. In this project, Simulink is used for simulation of various 
controllers and dynamics systems. 
3. Plecs ver. 3.1.1: This simulation tool is used for simulation of the 
electrical components. 
4. Code composer studio ver. 3.3.59.4: This is a tool for programming the 
Texas Instrument’s processors. In this project TMS320F28335 digital 
signal controller is used for implementing various control algorithms for 
the inverters. Code composer studio is used as a development platform for 
this digital signal controller. 
5. Altium Designer 6: This software is used to design different printed 
circuit boards (PCB) during this project. 
1.3 Major Contributions 
The main contributions of this project are listed below: 
1. A detailed model of the drive system is presented. This detailed model is 
linearized about an operating point for stability analysis of the operating 
point since the system is nonlinear. 
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2. It has been shown that the small DC-link capacitor based drive exhibits 
stable limit cycle at unstable operating point. This limit cycle causes high 
DC-link voltage oscillation and poor input line current THD. 
3. A simple active damping technique is proposed in this thesis to stabilize 
the unstable operating point. This helps improving the input line current 
THD. The active damping terms add harmonic component of the DC-link 
voltage to the stator voltage of machine. 
4. The effect of active damping terms on the machine current is analyzed 
and a design recommendation is derived based on the analysis. 
5. In a drive with vector control, the damping term can be added to a current 
reference command of the machine. Using simple block diagram 
reduction techniques, a relationship between damping terms added to the 
machine voltage and damping terms added to the machine current 
reference is established. 
6. A three-phase neutral-point clamped three-level inverter requires high 
DC-link capacitance value due to nonzero neutral-point current. A new 
modulation strategy, which adds a scaled common mode offset to the 
three-phase voltage reference command, is developed. 
7. A simple, first-order continuous model, which defines the dynamics of the 
neutral-point voltage, is derived for the proposed modulation strategy. 
Using this model, linear control theories can be applied to design a fast 
and robust neutral-point voltage controller. 
1.4 Outline of the Thesis 
The organization of the thesis is given as follows: 
Chapter 2 deals with small DC-link capacitor based two-level inverter. It 
presents a detailed model of the drive system. Since small DC-link capacitor based 
system may have unstable operating point, an active damping technique is proposed 
in this chapter to stabilize the operating point. The active damping terms add 
harmonic components of the DC-link voltage to the machine stator voltage. This 
affects the harmonic components of the machine current. Analysis of the harmonic 
components of the machine current is also presented in the chapter and this analysis 
leads to design recommendations for selecting active damping terms. Simulation and 
experimental results are also presented for open loop V/f controlled drive to support 
the analysis. 
Chapter 3 presents with the closed loop control of the small DC-link capacitor 
based two-level inverter. The active damped technique can be implemented in a 
closed loop system. A stator flux oriented closed loop control drive is considered. It 
has been discussed that the active damping term can be added to either the stator 
voltage command or the stator current reference. A relationship between these two 
methods is presented in this chapter. 
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A neutral-point clamped (NPC) three-level inverter can be a viable option for the 
DC-AC inverter. This topology helps in reducing size of the passive components in 
the drive. Chapter 4 presents an overview of the NPC three-level inverter. In this 
chapter, different modulation strategies and neutral-point voltage controllers, which 
are proposed in the literature, are discussed in brief. It has been found that the design 
of the neutral-point voltage controller for small DC-link capacitor based NPC three-
level inverter is complicated due to discontinuous model of the system. 
Chapter 5 discusses a new modulation strategy for the NPC three-level inverter. 
This modulation strategy is based on the scaled common mode offset approach. 
With this modulation strategy, a simple first-order continuous equation is derived for 
neutral-point voltage dynamics. This continuous equation enables the use of 
classical control theory for the neutral-point voltage controller. In this chapter, a 
proportional-integral (PI) controller design is presented and it is verified by the 
experimental results.  
Chapter 6 shows performance comparison for the two- level and the three-level 
inverter based on small DC-link capacitors. The common mode voltage, shaft 
voltage, conducted emission, and efficiency are compared since they are main 
factors for passive components in an inverter. It has been shown that the three-level 
inverter with small DC-link capacitors can reduce the size of passive components by 
increasing the efficiency and reducing the conducted emission.  
Chapter 7 concludes the thesis with mention of future work related to the work 
presented in the thesis. 
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Chapter 2  
Small DC-Link Capacitor Based Two-Level 
Converter 
A typical adjustable speed drive consists of a six-pulse diode bridge rectifier 
followed by a two-level inverter with a DC-link filter as an in-between stage as 
shown in Figure 2-1. The DC-link filter consists of a DC-link capacitor and an 
optional DC-link inductor. The DC-link capacitor (generally an electrolytic 
capacitor) and the DC-link inductor contribute to passive components in a drive 
besides high frequency EMI filters. The poor reliability and cost of the electrolytic 
capacitor has been a major driving force to reduce the value of capacitance and use 
film capacitors [9]. These kinds of drives are referred as slim DC-link or small DC-
link drives. 
The six-pulse diode bridge rectifier output voltage consists of harmonic 
components of sixth multiple of line frequency. These frequency components are 
filtered by DC-link filter if a high value of DC-link capacitor is used and the DC-
link voltage has constant value. Since small DC-link capacitor based drive has small 
value of DC-link capacitor, the DC-link voltage has harmonic components of sixth 
multiple of line frequency. In other words, the DC-link voltage in the small DC-link 
capacitor based drive has oscillations. These oscillations may cause unstable 
operating point of the drive for constant power load. If the load is assumed as 
constant power load, the current drawn by the DC-AC inverter decreases with 
increase in the DC-link voltage and vice versa. The load then can be considered as a 
load with negative impedance and can be the cause of unstable operating point. 
Section 2.1 describes the instability of the operating point using a small-signal 
model. An overview of the methods to stabilize the operating point available in the 
literature is given in Section 2.2. An improved stabilization technique, which is 
based on the detailed model of the drive system, is presented in this chapter. The 
detailed model is presented in Section 2.3 followed by the proposed stabilization 
technique which is described in Section 2.4. The stabilization technique affects the 
input and output currents of the drive which is explained in Section 2.5. The 
stabilization technique is verified by simulation and experiments for an induction 
machine based drive with open loop V/f control, and the results are presented in 
Section 2.6. 
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Figure 2-1  Adjustable speed drive topology.  
2.1 Stability of Small DC-Link Capacitor Based 
Drive 
A typical adjustable speed drive (ASD) consists of an AC to DC converter 
followed by a DC-link capacitor and a DC to AC inverter which drives an AC 
machine. The AC to DC converter is realized by the six-pulse diode bridge rectifier, 
and a two-level inverter is used as the DC to AC inverter as shown in Figure 2-1. To 
analyze the stability of the system, a simple model is used where the two-level 
inverter and the AC machine is modeled as a current source as shown in Figure 2-2. 
The equivalent resistance (R) and the equivalent DC-link inductance (Ldc), as shown 
in Figure 2-2, are related to the DC-link inductance (Ld), the source resistance (Rl), 
and the source inductance (Ll), which include the resistance and inductance offered 
by the grid supply together with the impedance offered by any series choke between 
grid and rectifier (Figure 2-1), as given by 
3
2 2g ll dc d l
L
R R , L L L

         (2.1) 
where 3 g lL   corresponds to the nonohmic voltage drop due to commutation in the 
diodes. ωg is the frequency of the supply voltage. 
 
Figure 2-2  Equivalent model of the drive. 
The input voltage vin in Figure 2-2 can be approximated by 
 
 2
1
3 3 2
1 cos 6
6 1
ph
in g
n
V
v n t
n




 
  
  
     (2.2) 
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where Vph represents the amplitude of the three phase input voltages val, vbl, and vcl to 
the rectifier as shown in Figure 2-1. 
The equivalent circuit shown in Figure 2-2 has two state variables (the inductor 
current (il) and the DC-link voltage (vdc)) and two inputs (the input voltage (vin) and 
equivalent DC-link current (idc)). The equations defining the dynamics of the state 
variables il and vdc are given as 
0
l
dc l in dc
dc
dc l dc
l
di
L Ri v v
dt
dv
C i i
dt
i
  
 

     (2.3) 
It can be seen from (2.3) that the system dynamics depends on the DC-link current 
(idc), which in turn depends on the duty cycle of the IGBTs in the inverter and 
machine current. An equation for idc, as a function of the machine currents, is 
derived in the next subsection. 
2.1.1 The DC-link Current (idc) 
It can be seen from Figure 2-1 that the DC-link current is equal to the sum of the 
machine phase currents if those particular phases are connected to the top DC-link 
terminal. The time for which a particular phase is connected to the top DC-link 
terminal is decided by the duty cycles of the top IGBTs of the two-level converter. 
An expression of the DC-link current averaged over a switching period is given as  
dc a as b bs c csi d i d i d i        (2.4) 
where da, db, and dc are the duty cycles of the top IGBTs, and ias, ibs, and ics are the 
machine phase currents as shown in Figure 2-1. 
Typically, carrier-based modulation is used for generating the duty cycles for the 
IGBT in the ASDs. The duty cycle is generated by comparing the triangular carrier 
wave by the control signals as shown in Figure 2-3 [5]. Inputs to the modulator are 
the control voltages (vas,c, vbs,c, and vcs,c) of different phases. Using symmetry of 
triangles in Figure 2-3, the duty cycles for the corresponding phases can be 
expressed as 
, , ,; ;
2 2 2
tri as c tri bs c tri cs c
a b c
tri tri tri
V v V v V v
d d d
V V V
  
      (2.5) 
where Vtri is the peak value of the carrier wave signal of the modulator. 
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Figure 2-3  PWM duty cycle generation. 
Replacing (2.5) in (2.4) and assuming ias+ibs+ics=0, the DC-link current can be 
expressed as 
 , , ,12dc as c as bs c bs cs c cstri
i v i v i v i
V
       (2.6) 
The control voltages supplied to the modulator are proportional to the ratio of the 
required inverter pole voltages of their respective phases and the DC-link voltage as 
given by 
,
2
; 1, 2,3triks c k s
dcs
V
v v k
v
       (2.7) 
where vks is the fundamental component of the inverter pole voltage to be applied and 
vdcs is the sensed DC-link voltage. 
By using (2.6) and (2.7), idc can be expressed as 
 1dc as as bs bs cs cs
dcs
i v i v i v i
v
       (2.8) 
The machine variables vas, vbs, vcs, ias, ibs, and ics can be transformed from the stationary 
reference frame to an arbitrary rotating reference frame using the transformation as 
described in Appendix A. The equation for idc in terms of the variables referred to an 
arbitrary rotating dq-reference frame can be given by  
1
1 0
1 0.5 0.51
0.5 0.866
0 0.866 0.866
0.5 0.866
1.5 01
0 1.5
as
dc as bs cs bs
dcs
cs
ds
dc ds qs
qsdcs
ds
dc ds qs
qsdcs
i
i v v v i
v
i
i
i v v
iv
i
i v v
iv
  
       
    
 
                   
           
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 1 3
2
e
dc ds ds qs qs
dcs dcs
p
i v i v i
v v
       (2.9) 
where vds and vqs are the stator d- and q-axis voltages, and ids and iqs are the stator d- and 
q-axis currents. It can be noted from (2.9) that the term  3
2 ds ds qs qs
v i v i  is the electrical 
power drawn by the machine expressed in terms of the dq-axes machine voltages and 
currents and is denoted as pe. 
2.1.2 Stability Analysis 
The DC-link current is an input to the equivalent system shown in Figure 2-2. By 
substituting the DC-link current (2.9) into (2.3), the system dynamics can be 
expressed as  
0
l
dc l in dc
dc e
dc l
dcs
l
di
L Ri v v
dt
dv p
C i
dt v
i
  
 

     (2.10) 
The dynamic equations given in (2.10) require the sensed DC-link voltage (vdcs) 
which can be equal to the instantaneous DC-link voltage (vdc) or the average DC-link 
voltage (Vdc). If the instantaneous DC-link voltage is used, the load to the rectifier 
acts as a negative impedance, on the other hand, if the average DC-link voltage is 
used, it does not cause negative impedance for the rectifier, and the system is always 
stable. For both cases, the system stability analyses are shown in the following. 
2.1.2.1 Case 1: (vdcs=vdc) 
The system dynamic equations for vdcs=vdc are given as  
0
l
dc l in dc
dc e
dc l
dc
l
di
L Ri v v
dt
dv p
C i
dt v
i
  
 

     (2.11) 
The system dynamic equations are nonlinear. To analyze the stability of the 
system, the linearized equations are required about an operating point. Considering 
only the first-order terms of the Taylor series expansion of (2.11), the linearized 
equations for the system are given by 
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2
l
dc l in dc
dc e e
dc l dc
dc dc
d i
L Ri v v
dt
d v p P
C i v
dt V V
  
  

  
  
     (2.12) 
where “~” indicates the small-signal value, and capital letter denotes the quiescent 
value of that particular variable or input. Using (2.12), the transfer function from the 
inductor current ( li ) to the input voltage ( inv ) may be given as 
 
 
2
2
2 2
1
e
dc
l dc
in dc e e
dc dc dc
dc dc
P
C s
i s V
v s L P RP
L C s RC s
V V


 
     
 


   (2.13) 
and the characteristic equation for the system becomes 
2
2 2
1 0dc e edc dc dc
dc dc
L P RP
L C s RC s
V V
   
          
   
    (2.14) 
The poles related to the system may be found by solving (2.14). Equation (2.14) 
is a quadratic equation, and the coefficient of ‘s’ in the equation should be positive 
for stable poles with negative real part for the stable operating point of the system 
which gives a criterion 
2
0dc edc
dc
L P
RC
V
   
2
e
dc dc dc
PR
L C V
       (2.15) 
If the criterion (2.15) is not satisfied, the system operating point about which the 
equations are linearized will be unstable. At high power with small DC-link 
capacitance, the term 
2
e
dc dc
P
C V
 may become more than 
dc
R
L
and results in an unstable 
operating point. Generally an unstable operating points exhibit limit cycles. This can 
be analyzed using the phase plane analysis. In the following, the phase plane 
analysis [3] is presented for the unstable operating point of the system.  
Let us consider a system with parameters given in Table 2-1. The operating point 
of the system is given in Table 2-2. Using (2.14), the poles for the linearized system 
about this operating point can be calculated as 230 ± j4063.2, which correspond to 
an unstable operating point. The phase portraits of the system for two different 
initial conditions ((565 V, 3.6 A) & (666.6 V, 3 A)) are plotted as shown in Figure 
2-4. It can be seen form Figure 2-4 that the trajectory of the states is approaching 
towards the limit cycle in steady state. Figure 2-4 shows that the operating points, 
which are used as the initial conditions for the system, are not stable since the 
trajectory of the states are moving away from those initial conditions. The trajectory 
will tend to infinity if negative inductor current (il) is allowed. The diodes are 
preventing negative inductor current, and it results in a stable limit cycle. 
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Table 2-1  System Parameters 
Ldc 6 mH 
Cdc 10 μF 
R 1 Ω 
Table 2-2  System Operating Point 
Pe 2 kW 
Vdc 565 V 
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Figure 2-4  Phase portrait of the sytem. 
2.1.2.2 Case 2: (vdcs=Vdc) 
Using (2.10), the system dynamic equations for vdcs=Vdc are given as 
l
dc l in dc
dc e
dc l
dc
di
L Ri v v
dt
dv p
C i
dt V
  
 
     (2.16) 
By comparing (2.16) to (2.11), it can be seen that (2.16) is a linear equation since 
Vdc, which is not varying, is the average value of the DC-link voltage. Using (2.16), 
the transfer function from the inductor current ( li ) to the input voltage ( inv ) may be 
given as  
 
  2 1
l dc
in dc dc dc
i s C s
v s L C s RC s

 
     (2.17)
and the characteristic equation for the system is given by  
2 1 0dc dc dcL C s RC s        (2.18)
which is a characteristic equation for a second-order RLC filter. The system is 
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always stable in this case since all the coefficients of the characteristic equation are 
positive, and the poles will never be in the right half s-plane. 
2.2 Overview of Stabilization Techniques for the 
Small DC-Link Capacitor Based Drive 
The system stability is analyzed in the previous section. It is shown that the 
system operating point may become unstable if the instantaneous value of the DC-
link voltage is used for calculating the duty cycles. Different stabilization techniques 
are presented in the literature. The main idea behind the stabilizing techniques 
discussed in literature is to vary the power drawn from the rectifier in proportional to 
the DC-link voltage variation [14], [26], [67], [75]. However, they differ in 
implementation of this idea. 
The stabilization technique presented in [75] suggests to vary the torque 
produced by the machine in proportional to the DC-link voltage variation, which in 
turn will vary the power drawn by the machine in proportional to the DC-link 
voltage variation. In other words, the power drawn from the rectifier will be 
proportional to the DC-link voltage variation. The torque is controlled by controlling 
the machine current in this method. This implementation demands a fast control of 
the machine current since the torque reference command vary in proportional to the 
DC-link voltage variation having frequency equal to six times the grid frequency. 
The performance of this method depends on the current controller bandwidth. 
A similar approach of stabilizing the operating point is presented in [67]. The 
torque producing current component of the machine is added to a current command, 
which is proportional to the DC-link voltage variation. It is shown that the 
characteristic equation of (2.18) for the system can be achieved by this method, 
where the poles of the linearized system are decided by the system parameters only, 
independent of the system operating point. However, same performance can be 
achieved by simply using the average DC-link voltage for duty cycle calculations as 
proposed in the previous section. In this case, the damping of the system is decided 
by the resistance present in the system. It is also shown in [67] that the damping of 
the system can be increased further, but it requires the knowledge of parameters (R, 
Ldc, and Cdc) of the system. However, the performance of this method also depends 
on the current controller bandwidth. 
The stabilizing techniques presented in [67] and [75] require the current 
controller, which can response to the 300 Hz variation present in DC-link voltage. If 
a current controller with a low bandwidth is used in the drive system, a stabilizing 
technique where the torque producing voltage reference command is modified, can 
be used as proposed in [14] and [26]. In this technique, the voltage reference is 
added to a voltage component proportional to the DC-link voltage variation. Since 
this component is added to the output of the current controller, current controller 
bandwidth should be low enough not to respond to components of 300 Hz. The 
generation of the stabilizing voltage component added to the torque producing 
voltage reference command requires a high-pass filter. The bandwidth of the high-
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pass filter depends on the operating point and the parameters of the system. Thus it 
requires online tuning for the optimal performance if the system parameters are 
changed. This situation can occur very often if the drive system is used for different 
kinds of grids. 
A new technique for the stabilizing the operating point is proposed in this 
chapter. This technique adds voltage components, which is proportional to the high 
frequency variation in the DC-link voltage, to the machine terminal voltages. The 
voltage components are referred to as active damping terms, since they stabilize the 
unstable operating point while actively damping the system. The implementation of 
the damping terms is independent of the system parameter change. These terms are 
derived using a detailed linearized model of the machine and (2.10). The detailed 
linearized model of the drive system is presented in the next section followed by the 
discussion of the active damping terms in Section 2.4. 
2.3 Detailed Drive Model 
It can be seen from (2.9) that the DC-link current depends on the machine 
voltages and the machine currents, which are governed by the induction machine 
model. The detailed model of an induction machine [8], which is used as the AC 
machine in the drive, is presented in the following. 
2.3.1 Linearized Induction Machine Equation 
The three-phase induction machine has constant magnitude field flux, but it is 
revolving in the space in steady state. So the dynamic model of induction machine is 
somewhat complicated. A model presented in [8] is used in this section. The 
assumptions made for the induction machine model are 
 The distribution of magneto motive force in air gap is sinusoidal. 
 The effect of iron losses and saturation are neglected. 
 The zero sequence components do not exist. 
Based on the equivalent circuit shown in Figure 2-5, the stator voltage equation 
in the stationary stator reference frame is given as  
( ) ( )js s o
d d
r L L e t
dt dt
  s s r si i i v     (2.19) 
and rotor voltage equation in rotor reference frame is given as 
( ) ( )jr r o
d d
r L L e t
dt dt
  r r s ri i i v     (2.20) 
where Ls is the stator inductance and equals to the sum of the stator leakage 
inductance (Lls) and the mutual inductance (Lo) (Ls= Lls+ Lo), and Lr is the rotor 
inductance and equals to the sum of the rotor leakage inductance (Llr) and the mutual 
inductance (Lo) (Ls= Llr+ Lo) [8]. The space phasor quantities are set by bar under 
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letter (‘_’), e.g., sv , si , rv etc. s and r subscripts are used for the stator and rotor 
variables, respectively. ε is the angle between the stator and rotor axis. rs and rr are 
the stator and rotor resistances. μ is the angle between the stator axis and the d- axis 
as shown in Figure 2-6. 
sr rr lr
L
lsL
0Lsv
si ri
rv
 
Figure 2-5 Induction machine equivalent circuit 
The dynamic equations of the three-phase AC machine are expressed in a 
synchronously rotating dq reference frame because of easy control. The details will 
be discussed in the next chapter. 
s

e

 
Figure 2-6  Synchronously rotating reference frame 
The stator voltage and current phasors in the synchronously rotating reference 
frame can be expressed in terms of the stator voltage and current phasors in the 
stator reference frame and the angle between them as 
j
ds qsv j v e
  sv      (2.21) 
j
ds qsi j i e
  si      (2.22) 
Similarly, the rotor voltage and current phasors in the synchronously rotating 
reference frame can be expressed in terms of the rotor voltage and current phasors in 
the rotor reference frame and the angle between them as 
 j
dr qrv j v e
    rv      (2.23) 
 j
dr qri j i e
    ri      (2.24)  
Substituting sv , si , rv , and ri  from (2.21), (2.22), (2.23), and (2.24) into (2.19) 
and (2.20), the voltage equations of the induction machine (2.19) and (2.20) may be 
transformed to equations in an arbitrary dq- reference frame rotating with the 
synchronous speed (ωs) [8] and expressed as  
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          j j j js ds qs s ds qs o dr qr ds qsd dr i j i e L i j i e L i j i e v j v edt dt
          (2.25) 
and
                 j j j jr dr qr r dr qr o dr qr dr qrd dr i j i e L i j i e L i j i e v j v edt dt
                
      (2.26) 
By comparing the real and imaginary parts of both sides of (2.25) and (2.26), the 
dynamic model of the induction machine in the arbitrary dq- reference frame 
rotating with the synchronous speed can be obtained as  
   
   
ds dr
ds s ds s s s qs o s o qr
qs qr
qs s qs s s s ds o s o dr
dr ds
dr r dr r s e r qr o s e o qs
qr qs
qr r qr r s e r dr o s e o ds
di di
v r i L L i L L i
dt dt
di di
v r i L L i L L i
dt dt
di di
v r i L L i L L i
dt dt
di di
v r i L L i L L i
dt dt
 
 
   
   
    
    
      
      
  (2.27) 
where s
d
dt
       (2.28) 
and e
d
dt
        (2.29) 
and d and q subscript describe the d- and q- axes variables, and ωe is the speed of the 
machine in electrical rad/s. The equation defining the dynamics of the machine 
speed is given by 
 
2
3
2 2
e
o dr qs ds qr L
d
P P
J L i i i i m
dt

 
 
         (2.30) 
where J is the moment of inertia of the machine, P is the number of poles in the 
machine and mL is the load torque applied to the machine. 
Since the system under consideration is nonlinear, the linearized induction 
machine equations about an operating point can be given as [6] 
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     
 
ds dr
ds s ds s s s qs o s o qr
qs qr
qs s qs s s s ds o s o dr
dr ds
dr r dr r s e r qr o s e o qs r qr o qs e
qr
qr r qr r s e r d
di di
v r i L L i L L i
dt dt
di di
v r i L L i L L i
dt dt
di di
v r i L L i L L i L I L I
dt dt
di
v r i L L i
dt
 
 
    
 
    
    
        
   
   
 
  
    

     
 
2
3
2 2
qs
r o s e o ds r dr o ds e
e
o dr qs ds qr dr qs ds qr L
di
L L i L I L I
dt
d
PP
J L i I i I I i I i m
dt
  

    
 
 
      

 

    
   (2.31) 
where “~” indicates the small-signal value, and the capital letter denotes the DC value 
of that particular variable or input. Equation (2.31)can be written in state-space form as  
where
dsds ds
qsqs qs
drdr dr
qrqr qr
Le e
vi i
vi i
d
vi i
dt
vi i
m 
     
     
     
      
     
     
         
A B
  
  
  
  
 
    (2.32) 
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B  
where σ is the total leakage factor defined as 
2
1 o
s r
L
L L
         (2.33) 
2.3.2 Detailed Drive Model 
Using (2.11), the linearized equations of the system, which describe the dynamic 
behavior of il and vdc, in terms of the machine voltages and currents, can be given as  
   21 3 1 32 2
l
dc l in dc
dc
dc l ds ds qs qs ds ds qs qs ds ds qs qs dc
dc dc
di
L Ri v v
dt
dv
C i v I v I V i V i V I V I v
dt V V
  
      
   
     
 (2.34) 
By combining (2.34) and (2.32) for a squirrel cage induction machine ( drv =0, qrv =0), 
the linearized state-space equation of the complete drive system is given by 
5 3 5 1
5 5 5 2
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03 3
0
2 2 1
0 0 0
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It can be seen from (2.35) that the matrix A’ has a null block matrix. Using block 
matrices in A’, it can be written as  
5x5 5x2
2x5 2x2
 
  
 
A 0
A'
C' B'
     (2.36) 
where 
3 3
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2 2
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dc dc dc dc
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V C V C
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 
 
C'  and 
 
2
3 1
2
1
ds ds qs qs
dc dc dc
dc dc
V I V I
C V C
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L L
 
 
 
  
   
 
B'  
The poles of the detailed system described by (2.35) are given by the eigenvalues of 
A’, and the eigenvalues of A’ are equal to the eigenvalues of A and B’. It can be 
proven as follows 
  1
s
s
s
s
s
s s

 
    
    
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or, 
     s s s   A' I A I B' I     (2.37) 
Typically, the eigenvalues of A are in the left half s-plane if the machine is operating 
in the negative slope region of the torque-speed characteristics [6]. The eigenvalues 
of B’ can be given by  
 2
2 2
3 3
1 0
2 2
ds ds qs qsds ds qs qs
dc dc dc
dc dc dc
V I V I RV I V I
L C s RC s
C V V
  
           
 (2.38) 
which is same as (2.14) since  3
2e ds ds qs qs
P V I V I   and supports criterion (2.15), 
described in the subsection 2.1.2.1. It gives an important indication that for a small 
DC-link capacitor value (Cdc) and/or the high power load on the machine, term 
3(VdsIds+VqsIqs)/(2·CdcVdc
2) may eventually be greater than R/Ldc. As a consequence, 
the coefficient of ‘s’ of the quadratic equation (2.38) will become negative. This 
results in positive real part of the roots of (2.38), which are related to the input Ldc –
Cdc filter and the operating point becomes unstable. These roots can be forced to 
move into the left half s-plane by introducing the active damping terms. 
2.4 Active Damping Terms 
As discussed in the previous section, small DC-link capacitor based drive has the 
unstable operating point at high power load. To stabilize the operating point, active 
damping terms are defined as 
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1
2
ds dc
qs dc
v K v
v K v
 
 
 
        (2.39) 
where K1 and K2 are constants. The idea here is to add the DC-link voltage 
dependant voltage components to the dq-axes stator voltages of the machine. By 
introducing these active damping terms, the unstable poles in the original state-space 
matrix of the drive system may be effectively modified, and the stability of the drive 
system is greatly improved. The modified state-space matrix involving the active 
damping terms (2.39) is given by 
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A
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 (2.40)
This is derived by substituting (2.39) in (2.35) and rearranging the state-space 
matrix. It can be seen from (2.35) and (2.40) that the term 
 
dcdc
qsqsdsds
CV
IVIV
22
3 
 is now 
changed to 
2
1 23
2
ds ds qs qs ds qs
dc dc dc dc
V I V I K I K I
V C V C
    
  
 
 in the state-space matrix. The effect of 
these active damping terms may be easily observed. For example, by choosing 
proper values of   
1 2 0
ds ds qs qs
dc ds
V I V I
K K
V I

       (2.41)
or  
1 0 2
ds ds qs qs
dc qs
V I V I
K K
V I

       (2.42), 
the term 
2
1 23
2
ds ds qs qs ds qs
dc dc dc dc
V I V I K I K I
V C V C
    
  
 
 can be forced to be zero and the stability of 
the drive system becomes independent of the working power range and the DC-link 
capacitor value. It can be seen form (2.41) and (2.42) that the values of K1 and K2 
are independent of the system parameters. 
The signs of K1 and K2 depend on the signs of Ids and Iqs, which in turn depend 
on the choice of the synchronously rotating reference frame. In this chapter, the d-
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axis of the synchronously rotating reference frame is aligned with the stator voltage 
space vector as shown in Figure 2-7. vas, vbs, and vcs are the machine phase voltages. 
For this reference frame choice, Ids is positive and Iqs is negative as shown in Figure 
2-7. From (2.41) and (2.42), it can be seen that a positive value of K1 and/or a 
negative value of K2 are required for achieving active damping effects. 
s
ts
sv
dsI
qsI
si
asv
bsv
csv
 
Figure 2-7  Synchronously rotating reference frame. 
The values of parameters K1 and K2 depend on the drive system operating point. 
The effect of the damping technique will be demonstrated by using an induction 
machine drive system. The parameters of the drive system to be studied are 
summarized in Appendix B. The model of the drive system is linearized about a 
selected working point given in Table 2-3, which exhibits an unstable operating 
point. The poles of the system are calculated using A’ given in (2.35). It can be seen 
from Table 2-4 that the poles relating to the input Ldc –Cdc filter have positive real 
parts for this particular operating point. This shows that the selected operating point 
of the drive system is unstable. The operating point can be stabilized using the active 
damping terms given by (2.39). By substituting this operating point values in (2.41), 
K1 is calculated as 0.4. The root locus plot of the system is shown in Figure 2-8, 
which shows the change in the poles of the drive system as K1 is varied. It is 
important to note that by changing K1, the poles related to the induction machine 
also change. When K1 is increased from 0 to 0.4, the induction machine poles still 
remain in the left half s-plane and will not cause any stability problems. 
Table 2-3  Operating Point of the Drive 
Vds=225 V Ids=5.95 A Idr= − 6.1 A 
Vqs=0 V Iqs= − 3.8 A Iqr=0.5 A 
Vdc =565 V ωe=305 rad/s ωs=314.2 rad/s 
 
Table 2-4  Poles of the System 
232 ± 4063j − 145 ± 286j − 27.5 ±87.40j − 66 
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Figure 2-8  Root locus plot of the system as K1 varies 0 to 0.4 with K2=0. 
The effect of the active damping terms on the poles of the induction machine at a 
particular operating point needs to be evaluated to secure the stability of the 
operating point. Application of the active damping terms may move the poles of the 
induction machine towards the right half s-plane. The change in a particular pole 
( ) due to the change in the state-space matrix introduced by adding the active 
damping terms can be calculated using first-order perturbation theory [2], which 
gives 
T
T
  

w δA v
w v
     (2.43) 
where v and w are the right and left eigenvector of matrix A’, and 
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   (2.44) 
By solving (2.43), the expression for δλ can be given as  
24 
 
6
1 21 21 2 3
0 0
2
T
ds qsT o o
T
s s s r s r dc dc
K I K Iv K L K LK K
L L L L L L C V

   
 
    
   
w
w v
 (2.45) 
where v6 is the sixth element of the right eigenvector v of matrix A’. Equation (2.45) 
may be used to calculate the change in the poles of the linearized system for 
different values of K1 and K2. 
The change in the poles of the system for K1=0.4 are shown in Table 2-5. These 
values are calculated using (2.45) and are in agreement with the root locus plot 
shown in Figure 2-8. It can be seen from the Table 2-5 that the poles of the induction 
machine are moving towards the right half s-plane, while the poles affected by the 
input Ldc -Cdc filter are moving towards the left half s-plane. But the effect of K1=0.4 
on the induction machine poles is not significant, and all the poles remain in the left 
half s-plane, giving a stable drive operating point. 
Table 2-5  Poles of the Linearized Drive System 
K1=0, K2=0 K1=0.4, K2=0
232 ± j 4063 -87.1± j 4338
-145 ± j 286 -145± j 265
-27.5 ± j 87.40 -26± j 88
-66 -67
2.5  Effect of Damping Terms on the DC-Link 
Voltage and the Machine Currents in Steady 
State 
It is shown in the previous section that the unstable operating point of the drive 
system can be stabilized by using active damping terms. These terms add a voltage 
proportional to the small-signal variation of the DC-link voltage ( dcv~ ) in the d- or q- 
axes voltages of the induction machine. The small-signal variation of the DC-link 
voltage consists of high frequency signal of the DC-link voltage. Since the 
equivalent circuit of the rectifier and the grid (Figure 2-2) is excited by the input 
voltage vin having spectral components only at sixth multiples of the line frequency 
given by (2.2), the high frequency signal of the DC-link voltage have the same 
frequency components. From (2.39), the small-signal variation in the d- and q- axis 
machine voltage in steady state may be approximated as 
 
 
1 1
1 1
1 1 1 cos 6
2 2 2 cos 6
ds dc dcn dcn g n
n n
qs dc dcn dcn g n
n n
v K v K v K V n t
v K v K v K V n t
 
 
 
 
 
 
    
    
 
 
 
 
   (2.46) 
where vdcn is the 6nth harmonics of the DC-link voltage having amplitude Vdcn and 
phase Φn. The effect of PWM on the machine harmonics voltages is neglected for 
simplicity. These high frequency components of the machine voltage will induce the 
high frequency components in the machine currents, which in turn introduce the 
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high frequency components in the DC-link current which are governed by (2.9). An 
expression for the high frequency component of the machine current and the DC-
link current will be derived in this section. This DC-link current is also an input of 
the equivalent circuit of the rectifier and the grid as shown in Figure 2-2 and affects 
the DC-link voltage. A simplified closed form solution for the DC-link voltage 
harmonics components is derived in this section using only first-order terms. Using 
this solution, it is shown that the same amplitude of DC-link voltage harmonics can 
be achieved by applying the active damping terms to either the d-axis or the q- axis. 
2.5.1 The Machine Current 
The active damping terms introduce the harmonic components of sixth multiples 
of line frequency in the machine d- and q- axes voltages. They produce harmonic 
components in the machine currents, which are governed by the leakage inductances 
of the induction machine only. This is because the impedance offered by induction 
machine at that frequency may be approximated as the impedance due to the sum of 
the stator leakage inductance (Lls) and the rotor leakage inductance (Llr) in the 
stationary reference frame as shown in Figure 2-9 [70]. 
lsL
lrL
 
Figure 2-9  Equivalent circuit of the induction machine for a harmonic component. 
Using (2.46), the machine phase voltage in the stationary reference frame, 
because of the 6nth harmonic component of the DC-link voltage, can be given by 
       
      
,
,
1 cos 6 cos 2 cos 6 sin
cos 6 cos 6
2
a n dcn g n s dcn g n s
dcn
a n g s n k g s n k
v K V n t t K V n t t
K V
v n t n t
     
       
   
       
  (2.47) 
2 2 -1 2where 1 2 , tan ,
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      
 
and va,n denotes the voltage of phase a of the 
machine caused by the 6nth harmonic component of the DC-link voltage added as 
the active damping terms. Since the machine acts as an inductance for high 
frequencies, the machine current for phase a (ia,n) due to va,n may be given as 
     
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  (2.48) 
 
Using phase symmetry of the three-phase machine and park’s transformation, the d- 
and q- axis machine currents, due to the 6nth harmonic component of the DC-link 
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voltage added as the active damping terms, denoted as idsn and iqsn, are expressed as 
given by 
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  (2.50) 
The d- axis machine current contains two components. The first component, 
which is proportional to K1 and 12n times the grid frequency, is the current induced 
by the d-axis voltage. The second component, which is proportional K2 and twice 
the synchronous frequency, is the current induced due to the q-axis voltage. Similar 
components are present in the q-axis machine harmonic current. If ωs=ωg, in the d-
axis current, the harmonics current induced by the d-axis active damping term will 
be 6n times the harmonics current induced by the q-axis active damping term with 
same gain (K1=K2). 
2.5.2 The DC-link Current 
It can be seen from (2.50) that the d- and q- axes currents have frequency equal 
to 6nωg due to the applied machine voltage of same frequency. The machine 
currents and voltages decide the DC-link current (idc) as given by (2.9). Using only 
first-order terms of Taylor series expansion of (2.9), for vdcs=vdc, the small-signal 
variation of the DC-link current may be given by  
   2
3 1 3 1
2 2
dc ds ds qs qs ds ds qs qs ds ds qs qs dc
dc dc
i v I v I V i V i V I V I v
V V
            (2.51) 
If the small-signal variation is approximated as the high frequency component, 
the 6nth harmonic component of the DC-link current (idcn) may be given by  
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In steady state, the machine is operated with the synchronous speed of 50 Hz, 
which is equal to grid supply frequency (ωs=ωg). In this case, the d-axis and the q-
axis active damping terms have different effect on the harmonics components of the 
DC-link current which are governed by (2.52). If the d-axis active damping term is 
only applied (K2=0), using (2.46), (2.50), and (2.52), the 6nth harmonic component 
of the DC-link current (idcn) is given by  
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      (2.53) 
Similarly, from (2.52), the 6nth harmonic component of the DC-link current (idcn), 
for K1=0, is given by  
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Using (2.46) and (2.50), vdcn and idsn is replaced in (2.54) for ωs=ωg. 
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dcn ds ds ds
dcn qs g nK
dc ls lr g dc
V K V V I
i K I n t
V L L n n V
 

      
    
 (2.55) 
It can be seen from (2.53) and (2.55) that the DC-link current also consists of the 
high frequency components with frequency 6nωg introduced by the active damping 
terms for the condition of ωs=ωg. In addition, the amplitude of the harmonic 
component of the DC-link current is a function of the amplitude of the harmonic 
component of DC-link voltage as shown in (2.53) and (2.55). 
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2.5.3 The DC-link Voltage 
The inputs to the equivalent circuit of the rectifier and the grid are the input 
voltage (vin) and the DC-link current (idc) as shown in Figure 2-2 and they have the 
spectral components of sixth multiples of the line frequency ((2.2), (2.53), and 
(2.55)). For the steady state analysis of the DC-link voltage, for a 6nth frequency 
component, the equivalent circuit of input Ldc-Cdc filter is given in Figure 2-10. 
dcg Lnj 6
dcgCnj 6
1
 2
3 3 2
6 1
phV
n


 
Figure 2-10  Equivalent circuit of the input Ldc-Cdc filter for a harmonic component. 
Using superposition theorem, a particular frequency component of the vdc is 
given as 
       22
3 31 2
6
1 6 6 6 1
ph
g dc
dc dc g dc g
V
R j n L
L C n j RC n n

  
 
    
    
dcn dcnv i  (2.56) 
‘_’ shows the phasor representation of a particular variable. 
To calculate the harmonic component of vdc, the harmonic component of the DC-
link current, which is dependent on the active damping terms as described in the 
previous subsection, is required. Substituting K1= 
dc
ds
V
V = 0.4 in (2.53), the 6nth 
harmonic component of the DC-link current can be expressed in phasor form as 
given by  
  2 0, 1 0.4
0.43 12
2 2( ) 6 1 6 1
ds
K K
dc ls lr g
j V n
V L L n n  
   
    
dcn
dcn
v
i    (2.57) 
By substituting (2.57) in (2.56) and rearranging the terms, the 6nth harmonic 
component of DC-link voltage is given by  
 
 
  
 
   
2 0, 1 0.4
2
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 
 
 
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or,  
2
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3 3 2
6 1
ph
K K
V
n
 


dcnv
Z1
    (2.58) 
where      
  
2
6 0.43 12
1 6 6
2 2( ) 6 1 6 1
g dc ds
dc dc g dc g
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j R j n L V n
L C n j RC n
V L L n n

 

 
    
    
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The DC-link voltage amplitude for a particular harmonic component is given by 
(2.58) when the active damping term is added to the d-axis machine voltage. The 
effect of the active damping term in the q-axis machine voltage can also be analyzed 
in the same way. From (2.55), the DC-link current can be expressed in phasor form 
as given by 
  1 0
23 2
2
2 2( ) 6 1 6 1
dcn ds ds ds
qsK
dc ls lr g dc
v K V V I
K I
V L L n n V
     
    
dcni   (2.59) 
By substituting (2.59) in (2.56) and rearranging the terms, the 6nth harmonic 
component of the DC-link voltage is given by 
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where,
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From (2.58) and(2.60), same amplitude of vdcn can be achieved by applying the 
damping terms either in the d-axis or in the q-axis for a particular value of n if 
|Z1|=|Z2|. The resonance frequency of the input Ldc-Cdc filter is 650 Hz in this case, 
which causes low impedance of the input Ldc-Cdc filter for 600 Hz (n=2). K1=0.4 and 
K2=−1.3 result in |Z1|=|Z2| for n=2. The key factor, which affects the amplitude of 
vdcn, is the current drawn by the inverter (idcn). It can be seen from (2.52) that the 
DC-link current is affected by the d-axis machine current (idsn), which in turn is 
proportional to 12n times the d-axis voltage plus 2 times the q-axis voltage (2.50). 
So a higher value of K2 is required to achieve the same damping since the current 
induced in the d-axis by the q-axis voltage is low. 
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2.6 Experimental and Simulation Results 
The active damping technique is simulated and implemented in an open loop V/f 
controlled induction machine drive. The block diagram of the drive with controller 
is shown in Figure 2-11. The ASD parameters are given in Table 2-3. Since the 
choice of the synchronously rotating reference frame does not have any impact on 
the system model, the d-axis is aligned to the stator voltage vector in this case. The 
equations for the voltage reference in the synchronously rotating dq- reference frame 
are given by 
1
2
sd m dc
sq dc
v V K v
v K v
  
 

      (2.61) 
The active damping terms, which are proportional to the small-signal variation of 
the DC-link voltage, are added to the d- and q- axis voltage as given in (2.61). The 
small-signal variation is approximated as the high frequency signal in simulation 
and experiments, which is generated by applying the signal to a high-pass filter. A 
first-order high-pass filter with cutoff frequency less than the sixth multiples of the 
line frequency is used in this chapter for generating the small-signal variation of the 
DC-link voltage, which does not block any high frequency component of the DC-
link voltage. The cut off frequency of the high-pass filter is chosen as 10 Hz. From 
(2.61), the equations for the PWM voltage reference in stationary reference frame 
are given as 
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    
          
    
 
 
 
  (2.62) 
Since the PWM voltage reference should be scaled to DC-link voltage, the reference 
voltage equations have division of the DC-link voltage (vdc).  
dcv
s
s
 
Figure 2-11  Block diagram of ASD. 
The simulation results for the DC-link voltage (vdc), the input line current (is1), 
and the machine current (i1) are shown Figure 2-12 (a), (b), (c), and (d) for K1=0, 
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K2=0; K1=0.4, K2=0; K1=0, K2= −1.3; and K1=0, K2= −1.2, respectively. Figure 
2-12 (e) shows the FFT plot of the DC-link voltage (vdc) for the three cases. It can be 
seen that the DC-link voltage has very high voltage amplitude of 95 V at 600 Hz 
without any active damping terms. The damping of the DC-link voltage is achieved 
by adding the damping terms to either the d- or q- axis machine voltage. It was 
shown in the previous section that with K1=0.4, K2=0 and K1=0 and K2= −1.3 have 
the same effect on the DC-link voltage at 600 Hz, but it is not the same for the two 
cases since only first-order terms are considered for analysis and the effect of PWM 
on the machine harmonics voltage was also neglected. It is shown in Figure 2-12 (e) 
that the 600 Hz harmonics of the DC-link voltage has the same amplitude of 39 V 
for K1=0.4, K2=0 and K1=0 and K2= −1.2, and it is verified by the experiments as 
well. 
 
(a)        (b) 
 
(c)                   (d) 
 
(e) 
Figure 2-12  Simulation results for the ASD. (a) K1=0, K2=0. (b) K1=0.4, K2=0. (c) K1=0, K2= −1.3. (d) 
K1=0, K2= −1.2. (e) FFT plot of the DC-link voltage vdc. 
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Figure 2-13  (a) Block diagram of the circuit with resistive load. (b) DC-link voltage and line current for 
resistive load on diode bridge. (c) FFT plot of the DC-link voltage. 
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Figure 2-14  (a) DC-link voltage and line current. (b) DC-link voltage and machine current. (c) FFT plot 
of the DC-link voltage. (d) FFT plot of the machine current with induction machine as load with 
K1=K2=0. 
The ASD (a constant power load) acts as negative impedance to the input Ldc-Cdc 
filter, which may cause an unstable operating point at high power. To show the 
effect of the unstable operating point of the drive, the diode bridge rectifier is loaded 
with a resistive load of 150 Ω as shown in Figure 2-13, and the results are compared 
when the rectifier is loaded with the induction machine drive. Figure 2-13(a) shows 
the block diagram of the circuit used when the rectifier is loaded with resistive load. 
Figure 2-13(b) shows the DC-link voltage and the input line current in that case. 
ali
ali
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Figure 2-13(c) shows the FFT plot of the DC-link voltage at this condition. Figure 
2-14(a) shows the DC-link voltage and the input line current with the induction 
machine as a load to the inverter. Figure 2-14(b) shows the DC-link voltage and the 
machine phase current. Figure 2-14(c) and (d) show the FFT plot of the DC-link 
voltage and the machine current, respectively. It can be seen from Figure 2-14(c) 
that the 600 Hz component of the DC-link voltage has increased to 100 V when the 
resistive load is replaced with the two-level converter followed by the induction 
machine.  
Figure 2-14 shows the condition of unstable operating point for the drive. This 
operating point can be stabilized by changing the values of K1 and/or K2 as 
described in Section 2.4. Figure 2-15 shows the system response for K1=0.4 and 
K2=0. The DC-link voltage waveform and the input line current are shown in Figure 
2-15(a). Figure 2-15(b) shows the DC-link voltage and the machine phase current. 
The FFT plot of the DC-link voltage and the FFT plot for the machine current are 
shown in Figure 2-15(c) and (d), respectively. It can be seen from Figure 2-15(c) 
that the amplitude of 600 Hz harmonics component of the DC-link voltage is 
reduced to 40 V in this case as compared to 100 V as shown in Figure 2-14(c), while 
the machine current WTHD is increased to 1.66%. 
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Figure 2-15  (a) DC-link voltage and input line current. (b) DC-link voltage and machine current. (c) FFT 
plot of the DC-link voltage. (d) FFT plot of the machine current for K1=0.4 & K2=0. 
It was shown in the previous section that the same amplitude of the 600 Hz 
component of the DC-link voltage can be achieved by either K1=0.4 or K2 = −1.3. 
Since only first-order term was considered in analysis, it has been seen that K2= 
−1.2 is required to achieve that performance. Figure 2-16 shows the response of the 
system with K1=0 & K2= −1.2. Figure 2-16(a) shows the DC-link voltage and the 
input line current. The machine phase current and the DC-link voltage waveform are 
shown in Figure 2-16(b). The FFT plot of the DC-link voltage and the FFT plot of 
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the machine current are shown in Figure 2-16(c) and (d), respectively for this case. 
With K1=0 & K2= −1.2, the machine current WTHD is 5.14%. 
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Figure 2-16  (a) DC-link voltage and input line current. (b) DC-link voltage and machine stator current. 
(c) FFT plot of the DC-link voltage. (d) FFT plot for the machine current for K1=0 & K2= −1.2. 
The input current THD and the machine current WTHD are compared in all four 
cases in Table 2-6. In case of the induction machine as a load, the minimum input 
line current THD is obtained by K1=0.4 & K2=0. It is seen that same DC-link 
harmonics voltage can be obtained by different values of K1 and K2. But the effect 
of these parameters on the input line current and the machine current are not the 
same because of the phase angle of the damping term dcv
~ with respect to the voltage 
vector (d-axis) is different. It is seen that the best performance is achieved in terms 
of the machine current and the input line current if the damping term is added to the 
d-axis stator voltage of the induction machine only (K2=0). 
Table 2-6  Line Current and Machine Current Harmonics Distortion 
Conditions Line Current THD Machine Current WTHD
Resistive Load 43% NA 
Induction 
Machine 
as Load 
K1=0 & K2=0 78% 0.92% 
K1=0.4 & K2= 0 41.2% 1.66% 
K1=0 & K2= −1.2 45.3% 5.14% 
2.7 Summary and Conclusion 
A detailed model of a drive system linearized about an operating point is 
presented in this chapter. The model suggests that the operating point may become 
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unstable for high power load for a small DC-link capacitor based adjustable speed 
drive. A new method of stabilizing the operating point is presented using a detailed 
model of the drive system. To stabilize the operating point, a simple active damping 
terms are used, which are not dependent on the system parameters. The effects of 
damping terms on the DC-link voltage, the input line current, and the machine 
current are also analyzed using first-order approximation. It is shown analytically 
and experimentally that the active damping term added to the in-phase fundamental 
component of the voltage space phasor results in the minimum machine current 
distortion while stabilizing the operating point. The proposed method is 
implemented in an induction machine based drive system, but the approach is 
general and it can be used for other kinds of machine as well. 
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Chapter 3  
Active Damping Technique in Vector-
Controlled Drive 
The most common machine used in adjustable speed drives is the induction 
machine because of the robustness of this machine. It has been focus of research 
since last century. With the advent of the voltage source inverter, the induction 
machine fed by the voltage source inverter has become the most popular drive 
topology. There are different control strategies developed for the induction machine 
based drive system. The control strategies can be classified into the scalar and vector 
control.  
The scalar control methods are based on the steady state model of the induction 
machine. Therefore, they have low dynamic performance, which makes it suitable 
for low performance applications, such as pumps or fans. A common scalar control 
method is the constant V/f control. In this method, the machine is operated with 
constant stator flux with an assumption of negligible voltage drop across stator 
resistance [8].  
A high dynamic performance, similar to a DC machine, can be obtained by using 
the vector control. In the DC machine, the torque is produced by the interaction of 
the flux and the machine armature current. Since they are decoupled from each 
other, an excellent dynamic performance can be achieved in a DC machine [8]. To 
get high dynamic performance in the induction machine, a linear relationship 
between the torque and the control variable is required provided that the amplitude 
of the flux is constant. This relationship can be obtained if the d-axis of the 
synchronous reference frame is aligned with the stator flux vector, the rotor flux 
vector, or the air-gap flux vector. Based on this, the vector control of the induction 
machine can be classified as the stator flux orientation, the rotor flux orientation, 
and the air-gap flux orientation control. 
The rotor flux orientation control of the induction machine can achieve an 
excellent dynamic performance if the speed sensor is used [56]. To improve the 
system reliability and reduce cost (especially for low cost drives), it is recommended 
to avoid the mechanical speed sensor. It can be done if the flux is estimated using 
electrical measurements. In a squirrel cage induction machine, rotor electrical 
variables are not available for measurements. In this case, the rotor flux estimation 
depends on the machine parameters such as the leakage inductance. On the other 
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hand, the stator flux estimation depends on the stator resistance only. It is shown in 
[28] that the estimation of the stator flux is more accurate than the estimation of the 
rotor flux from the stator variable measurements. 
A stator flux oriented vector control of the induction machine is considered in 
this chapter. The model of the induction machine in the stator flux oriented reference 
frame, which was presented in [8], is described in Section 3.1 for sake of 
completeness. The design of the current controller, the speed estimator, and the flux 
observer based on this model are presented in Section 3.2. The active damping 
technique, presented in the previous chapter, is used for the vector controlled 
induction machine drive. The effect of the current controller bandwidth on the active 
damping terms in the stator flux oriented vector control is presented in Section 3.3. 
3.1 Induction Machine Model in Stator Flux 
Oriented Reference Frame 
The stator flux vector, which is aligned with the d- axis of the reference frame as 
shown in Figure 3-1, can be defined as 
oL mssψ i       (3.1) 
where  
 1j jms si e e    ms s ri i i     (3.2) 
represents a stator based magnetizing current, where  
ls
s
o
L
L
  ,      (3.3) 
s

msi e

 
Figure 3-1  Stator flux oriented reference frame. 
the angle between the stator axis and the stator flux vector (d-axis) is μ, and the 
angle between the stator axis and rotor axis is ε.  
The stator and rotor variables are defined in (2.21) - (2.24) and are repeated here 
for sake of readability. The stator voltage and current phasors in the stator flux 
oriented reference frame can be expressed in terms of the stator voltage and current 
phasors in the stator reference frame and the angle between the reference frames as 
j
ds qsv j v e
  sv      (3.4) 
j
ds qsi j i e
  si      (3.5) 
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Similarly, the rotor voltage and current phasors in the stator flux oriented reference 
frame can be expressed in terms of the rotor voltage and current phasors in the rotor 
reference frame and the angle between the reference frames as 
 j
dr qrv j v e
    rv      (3.6) 
 j
dr qri j i e
    ri      (3.7) 
After expressing the stator and rotor voltages and currents in the stator flux 
oriented reference frame, the machine voltage equations need to be transformed into 
that frame. The stator voltage equation given by (2.19) can be written as 
js
s o
o
Ld
r L e
dt L
    
 
s s r si i i v  
or, 
1 jlss o
o
Ld
r L e
dt L
          
s s r si i i v     (3.8) 
Using (3.2) and (3.3), equation (3.8) can be simplified as 
 s o
d
r L
dt
 s ms si i v      (3.9) 
Sunstituting (3.2), (3.4), and (3.5) into (3.9), the stator voltage equation can be 
expressed as 
     j j js ds qs o ms ds qsdr i j i e L i e v j v edt
         (3.10) 
This can be simplified as  
   j j j jmss ds qs o o ms ds qsdi dr i j i e L e j L i e v j v edt dt
          (3.11) 
or, using s
d
dt
  , (3.11) can be written as 
   mss ds qs o s o ms ds qsdir i j i L j L i v j vdt         (3.12) 
It can be seen from (3.12) that both sides of the equation have variables in the 
dq-reference frame. Similarly the rotor voltage equation can be expressed in the dq-
reference frame. Since the rotor current is inaccessible, the rotor current is 
eliminated from the rotor voltage equation (2.20) using (3.2) as given below 
      1 1 ( ) 0j j jr s r s od dr e L e L edt dt
           ms s ms s si i i i i  (3.13) 
Since the rotor input voltage is zero in case of the squirrel cage induction machine, 
the right hand term in (3.13) is zero. To separate the stator flux terms and the stator 
current terms, (3.13) can be rearranged as 
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i i i i
      (3.14) 
If (3.14) is multiplied by o
r
L
L
 and subtracted from (3.9), term 
d
dt
msi  can be removed, 
and an equation defining the dynamics of the stator currents can be obtained. This is 
given as below 
o s
s e o s e s
r r
L L d
r j L L j L
T T dt
        ss ms ms s s s
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Equation (3.15) can be rearranged as 
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Using (3.2), (3.4), and (3.5), (3.17) can be expressed in dq-axes variables, and it is 
derived as 
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or, 
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Equations (3.12) and (3.19) describe the dynamics of the electrical state variables 
ims, ids, and iqs. To complete the model of the induction machine, the dynamics of the 
induction machine speed should also be expressed in the stator flux oriented 
reference frame. This requires an expression of idr and iqr in terms of ims, ids, and iqs to 
get rid of rotor the current terms in (2.30). Substituting si  and ri from (3.5) and (3.7) 
into (3.2) and comparing the real and imaginary terms on both sides of the equation, 
it can be shown that 
 1dr ms s dsi i i        (3.20) 
 1qr s qsi i        (3.21) 
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Substituting idr and iqr from (3.20) and (3.21) into (2.30), the equation defining the 
dynamics of the mechanical speed of the machine can be obtained as  
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2 2
e
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P P
J L i i m
dt
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 
 
        (3.22) 
It can be seen from (3.22) that the term 
3
2 2 o ms qs
P
L i i  is the torque developed by 
the machine. The torque developed is equal to the load torque in steady state and it 
is proportional to the q-axis component of the machine current if the stator flux ims is 
maintained constant. This is similar to the DC machine, where the torque produced 
by the machine is proportional to the armature current if the flux is constant. 
By comparing the real and imaginary parts of the both sides of (3.12) and (3.19), 
the dynamic behavior of the electrical variables of the induction machine can be 
given in the stator flux oriented reference frame. From this and (3.22), the equations 
defining the complete model of the induction machine in the stator flux oriented 
reference frame are given below 
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Knowing the system model, the controller can be designed. The design of the 
controller and the estimators are presented in the next section. 
3.2 Controller and Estimator for Induction Machine 
in Stator Flux Oriented Reference Frame 
3.2.1 Current Controller Design 
It can be seen from the third and fourth equation of (3.23) that the terms 
 o ms s e s qs
r
L
i L i
T
     and  e o ms s e s dsL i L i       are the coupling terms in the 
d-axis and q-axis voltage equations. If these terms can be eliminated using 
feedforward terms, the voltage equation can be given as 
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and they are the linear first-order equations. These equations can be used to design 
the stator current PI controller. Since the equations given in (3.24) are similar with 
same coefficients, the design of the current controller will be same for them. Let us 
consider the d-axis equation in (3.24); the transfer function of the d-axis stator 
current to the d-axis stator voltage can be given by  
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This transfer function can be used as a transfer function of a plant to be controlled. 
Using this, the block diagram of the equivalent d-axis system with current controller 
can be given by Figure 3-2. The gain of the PI controller is given by Kc and the 
corner frequency is given by 1/Tc.  
+-
1
s
s s r
r
L
L s r r
L

 
   
 
1 c
c
c
sT
K
sT
* ( )dsi s ( )dsi s( )dsv s
 
Figure 3-2  Block diagram of the current controller. 
The open loop transfer function of the system shown in Figure 3-2 can be given 
as 
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Using (3.26), the characteristic equation of the closed loop control system can be 
given as 
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which can be simplified as 
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Equation (3.28) has the form of the characteristic equation of a simple second-order 
system given by  
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2 22 0n ns s         (3.29) 
where ξ is the damping ratio and ωn is the undamped natural frequency of the 
system. By comparing the coefficients of (3.28) and (3.29), 
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Using (3.30), the parameters of the PI controller can be chosen to obtain a desired 
performance specified by the second-order system parameters ξ and ωn, and they are 
given as [11]. 
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The current controllers are used for the machine stator currents, and they require 
the current reference commands. It can be seen from the last equation of (3.23) that 
the q-axis machine stator current (iqs) controls the torque produced by the machine, 
which in turn can control the mechanical speed of the machine. Therefore, the 
reference signal for the q-axis machine stator current controller can be generated by 
the speed controller output. 
It is shown in [8] that the d-axis stator current should be increased with load to 
maintain the stator flux in steady state. Therefore, a flux controller is employed 
whose output provides the reference for the d-axis stator current. This controller is 
also a slow controller and it requires the stator magnetizing current as a feedback. 
The estimation of the stator magnetizing current can be done using the stator 
voltages and currents as described in the next subsection. 
3.2.2 Speed and Flux Estimation 
The speed controller requires the feedback signal of the speed, which can be 
estimated using measured electrical variables. The mechanical speed is the 
difference between the synchronous speed and the slip speed. By subtracting second 
equation in (3.23) from fourth equation in (3.23), it can be shown that 
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which can be simplified as 
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where ωsl is the slip speed of the machine. It can be seen from (3.33) that the slip 
speed depends on the derivative of iqs, which can be a source of noise in the 
estimated signal. However, the speed loop is a relatively slow loop, which enables 
the use of the low-pass filter to remove the noise. In practice, the derivative term can 
be neglected for the estimation of the slip speed. 
The speed estimation requires the knowledge of the equivalent stator based 
magnetizing current (ims) and the synchronous speed (ωs). The synchronous speed of 
the machine is the rotational speed of all the space vectors and can be estimated by 
the rotational speed of the stator based magnetizing current vector  msi . Using (3.9)
, the expression of the stator based magnetizing current phasor in terms of the stator 
voltage and current can be given by 
 1 s
o
r dt
L
 ms s si v i      (3.34) 
The phasor equation (3.34) can be converted to two real equations by comparing 
the real and imaginary part of both sides of (3.34) and given as 
 1ms s s s
o
i v r i dt
L  
       (3.35) 
 1ms s s s
o
i v r i dt
L  
       (3.36) 
where α and β represent the variables related to real and imaginary axis of the 
stationary reference frame, respectively (Appendix A). The implementation of (3.35) 
and (3.36) requires an integration. A pure integration has problems of DC 
components and initial conditions. The DC component, caused by measured 
variable, can drive the output of the integrator into saturation. The other issue is the 
initial conditions of the input, which results in the DC offset at the estimated output. 
However, it can’t happen in a practical AC machine during normal operation. These 
problems can be solved by using a low-pass filter instead of the integrator, but the 
low-pass filter introduces errors in the magnitude and the phase of the output. The 
error will be significant if the machine runs with frequency lower than the filter 
corner frequency. Different algorithms for integration were presented in [60] to 
solve the above mentioned problems. Algorithm 2 presented in [60] is used for stator 
based magnetizing current vector estimation, which is suitable for constant flux 
operation of the machine [60]. The block diagram of the estimation algorithm is 
given in Figure 3-3. This estimator also gives the angle μ of the stator flux for 
transforming the variables to the rotating reference frame. The cutoff frequency of 
the low-pass filter is given by ωf. 
Knowing the real and imaginary value of the vector  msi , the rotational speed of 
the vector  msi  can be expressed as 
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and the magnitude of the stator based magnetizing current vector can be expressed 
as 
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Figure 3-3  Block diagram of the estimation of stator based magnetizing current 
The speed and stator flux of the machine can be estimated using (3.33), (3.37), 
and (3.38) from the stator voltages and currents of the machine. The stator currents 
are measured from the current sensors.  
3.3 Active Damping Technique in Closed Loop 
Controlled Drive 
The active damping technique proposed in the previous chapter was 
implemented in an open loop constant V/f controlled induction machine drive. The 
active damping terms add the voltage signal in proportional to the DC-link voltage 
variation to the d- or q- axes stator voltages of the machine to stabilize the operating 
point. Same effects of stabilization can be obtained by using active damping terms in 
a closed loop controlled induction machine drive system. The block diagram of the 
closed loop control system for induction machine drive with the active damping 
terms is shown in Figure 3-4. The decoupling terms are neglected for simplicity. 
The stabilization techniques [14], [26], [67], and [75] add the stabilization terms 
to either the stator voltages or the stator currents. However, the technique proposed 
in Section 2.4 adds the active damping terms, which act as stabilization terms, to the 
stator voltages only. In the closed loop drive, the active damping terms are added to 
the output of the current PI controller. To get the stabilizing effect of the active 
damping terms, the current controller parameters should be chosen in a way that the 
controller does not respond to the active damping terms. So the natural frequency 
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(ωn) of the closed loop current control system should be less than 300 Hz since the 
active damping terms have the spectral components at sixth multiples of the line 
frequency as given by (2.46).  
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Figure 3-4  Block diagram of a stator flux oriented control of an  
induction machine drive with active damping 
It can be seen from Figure 3-4 that the outputs of the current controllers provide 
the voltage references needed for the machine. If the current references are modified 
in such a way that the outputs of the current controllers consist the active damping 
term, the stability of the unstable operating point can be achieved. The modification 
in the current reference command should be in proportional to the DC-link voltage 
variations. A simple relationship between the current reference modification and the 
voltage reference modification can be seen by the block diagram reduction technique 
as shown in Figure 3-5. The relationship between the gain of the active damping 
term (K2) for the voltage and the gain of the active damping term (K2′) for the 
current can be derived using the block diagram reduction technique and can be given 
as 
2
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       (3.39) 
where C(s) is the transfer function of the PI controller, which is given as 
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The experimental verification of the relationship between the current reference 
modification and the voltage reference modification based on above discussion is 
presented in [17]. 
 
Figure 3-5  Relationship between current and voltage command modification to achieve active damping 
As discussed in the previous chapter that the effects on the stator currents and the 
DC-link voltage due to addition of the active damping term to the d-axis stator 
voltage are different than those of due to the active damping terms added to the q-
axis stator voltage. It was shown in the previous chapter that it is advantageous to 
add the active damping term to the in-phase component of the voltage vector to have 
the minimum machine current harmonics distortion. In case of the stator flux 
oriented control of the induction machine, d-axis is aligned to the stator flux. Since 
the stator voltage vector lags the stator flux vector by 90° in steady state if the stator 
resistive voltage drop is neglected, so the active damping term should be added to 
the q-axis current controller output to get least total harmonics distortion in the 
machine current.  
3.4 Summary and Conclusion 
This chapter has given a contribution to simplified analysis and implementation 
of the new active damping in the closed loop controlled drive system. This chapter 
considers the methods of active damping by modifying the *qsi  and vqs and describes 
how to select gain parameter of the active damping K2´. The recommendation for 
selecting the current loop bandwidth is also discussed for effective use of the active 
damping term.  
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Chapter 4  
Three-Level Neutral-Point Clamped 
Inverter 
The two-level inverter fed adjustable speed drives are well established in the 
low-voltage drives’ market. However, the medium and high voltage drive systems 
are served by multilevel power inverters successfully. Different multilevel inverter 
topologies have been discussed in [33], [37], [62], [63], [65], [71]-[73] for medium- 
and high-voltage drives. The multilevel inverters have the advantage of lower device 
stress, lower output voltage harmonics distortion, and high efficiency compared to 
the two-level inverter. A neutral-point-clamped (NPC) three-level inverter, as shown 
in Figure 4-1, is one of them, and it was proposed in [65] for high efficiency drive 
systems. There has been a great deal of research activities in the neutral-point-
clamped three-level inverter since last three decades. A comparison study of this 
topology vs. the two-level converter topology has shown that it is a viable solution 
for the low voltage drives [77]. Now this topology has become popular for low-
voltage and low power drive application [77], [81], and [88].  
 
Figure 4-1  A NPC three-level inverter. 
The NPC three-level inverter requires 12 IGBTs, which increase complexity in 
the hardware implementation and layout of the components. However, the hardware 
implementation of this inverter for low-voltage applications has become simple due 
to availability of modules realizing a leg of the inverter [88], [90], [93], and [94].  
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The three-level inverter has three voltage levels at the DC-link. The additional 
level, which is not available at the two-level inverter output, is realized by the 
midpoint of two series connected DC-link capacitors. This midpoint is known as the 
neutral-point in a three level inverter, and the potential of the neutral-point should be 
balanced. In other words, the voltage across the two series connected capacitors 
should be equal. Since any disturbance in this potential reflects in the output 
voltages of the inverter and can cause additional harmonic distortion. 
The higher numbers of active switches provide higher degree of freedom, which 
helps reducing the common mode voltage and maintaining the neutral-point voltage 
balance, but on the other hand, they increase the complexity in the controller for the 
inverter. Different modulation and control strategies were proposed in the literature 
for the NPC three-level inverter.  
This chapter provides an overview of different modulation and control strategies 
used for the NPC three-level inverter. The operation of the inverter is explained in 
Section 4.1. Section 4.2 presents different modulation strategies commonly used for 
the NPC three-level inverter. These modulation strategies affect the neutral-point 
current and the common mode voltage. Section 4.3 shows the effect of modulation 
on the neutral-point current of the NPC inverter and discusses different controller for 
neutral-point voltage. Different modulation strategies, which produce zero average 
the neutral-point current in a switching period, were proposed. They are discussed in 
Section 4.4 
4.1 Principles of the NPC Three-Level Inverter 
The circuit diagram of the NPC three-level inverter is shown in Figure 4-1. The 
positive and negative terminals of the DC-bus are denoted by P and N, respectively. 
The neutral-point of the inverter is denoted by O, and it is realized by the midpoint 
of two series connected capacitors. The output of the three-level inverter can be 
connected to P, N, or O terminals of the DC-bus creating the three levels at the 
output. This can be seen in Figure 4-2, which is representing a switching model of 
the inverter.  
If the total DC-link voltage is considered as vdc, the voltages of the terminal P, 
the terminal O, and the terminal N can be considered as +½vdc, 0, and −½vdc. If an 
output phase of the inverter is connected to terminal P, the output phase voltage will 
be +½vdc. As an example, to achieve this for phase a, switches Sa1 and Sa2 should be 
turned on, and switches Sa3 and Sa4 should be turned off. The voltage level of an 
output phase and the state of the switches to achieve that particular voltage level is 
summarized in Table 4-1, where 1 represents that the switch is turned on, and 0 
represents that the switch is turned off. When the switch Sx1 is on, the switch Sx3 is 
off and vice versa. The same is true for the switch Sx2 and the switch Sx4. It shows 
that a phase needs only two independent gate signal for its switches. If Sx1 and Sx2 
are known, the inverted signals of them can be used for Sx3 and Sx4, respectively.  
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Figure 4-2  Switching model of a three-level inverter. 
Table 4-1  Output phase voltage level and state of the switches 
Phase x* Output Voltage Sx1 Sx2 Sx3 Sx4 
+½Vdc 1 1 0 0 
0 0 1 1 0 
−½Vdc 0 0 1 1 
*x represents a phase in general. 
The requirements for the switches in a three-level converter for connection to the 
P and N terminals are to conduct current in both directions during ON state and 
block only positive voltage during OFF state. This requires current-bidirectional 
two-quadrant switch. However, the switch, required for connection to O terminal, 
should block positive and negative voltages during OFF state and conduct current in 
both directions during ON state. So a four-quadrant switch should be used for 
connection to O terminal. These combinations of switches are realized by using 4 
IGBTs and 6 diodes in a phase as shown in Figure 4-1 for the NPC three-level 
inverter. The current paths for positive and negative current through the switches 
during ON state and the voltages across the switches during OFF state are shown in 
Figure 4-3, when a phase output is connected to the P, O, and N terminals.  
 
Figure 4-3  Current paths during ON state and voltage across devices during OFF state 
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After discussing the output phase voltage levels and the switch realization for a 
NPC three-level inverter, another important feature, which needs attention, is three 
phase space vectors that can be generated by the three-level converter. Since each 
phase can have three different voltage levels, total number of switch states generated 
by the NPC three-level inverter are given by  
33 27pssn N   ,     (3.41) 
where N represents the number of voltage level at one phase, and p denotes the 
number of phases. If a space vector is defined by 
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v ,    (3.42) 
the inverter can generate 27 different voltage vector. The different voltage vectors 
generated by the three-level inverter are shown in Figure 4-4. Symbols +, 0, and – 
denote that a phase is connected to the terminal P, O, and N, respectively. As an 
example (+ 0 –) denote that phase a is connected to the P terminal, phase b is 
connected to the O terminal, and phase c is connected to the N terminal of the NPC 
three-level converter. It can be seen from Figure 4-4 that some vectors have 
redundant switching states. In other words, they can be generated by more than one 
switching state of the inverter. This important feature is used for the neutral-point 
balancing and/or common mode voltage reduction techniques. 
2
3 dcv
3
dcv
3
dcv
 
Figure 4-4  Space vector diagram of a three-level inverter. 
By using (3.42), the length and angle of a vector can be calculated. It can be 
shown that the length of the vectors creating six vertices of the outer hexagon of the 
space vector diagram is (2/3)·vdc. The length of the vectors with redundancy of two 
switching states is (1/3)·vdc. The length of vectors, which lies in the middle of edges 
of outer hexagonal, can be calculated as 3dcv . The length of the vector with three 
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redundant switching states is zero, and it is known as zero vector. These vectors are 
used to approximate a desired voltage vector. 
4.2 Modulation Strategies for NPC Three-Level 
Inverter 
The NPC three-level converter can produce only fixed voltage vectors as shown 
in Figure 4-4. However, these vectors can be used to approximate a desired voltage 
vector. This can be achieved by using different pulse width modulation (PWM) 
techniques [1], [32], and [57]. In PWM modulation techniques, the output voltage of 
an inverter leg is controlled by varying the duty cycles of the switches. By changing 
the duty cycles of different phase switches, the output phase connections to different 
DC-link terminals are changed generating different voltage vectors, which in turn 
can approximate the desired voltage vector. 
The PWM techniques can be divided into two categories based on their 
implementation methods: carrier-based PWM techniques and space vector based 
PWM techniques. In carrier-based techniques, a reference modulating waveform is 
compared with high frequency carrier waveform (the frequency of the carrier 
waveform is kept equal to the switching frequency of the inverter) to generate the 
duty cycles. In this way, the average output phase voltage in a switching time period 
is proportional to the modulating waveform. While in a space vector based 
modulation technique, different voltage vector are applied for some time in a 
switching period. The time for which different vectors need to be applied are 
calculated in such a way that the time-average in a switching period is equal to the 
desired voltage vector [57]. Although the carrier-based and space vector based 
PWM seem different from their implementation point of view, the results obtained 
as the output voltage of the inverter are equivalent. 
4.2.1 Carrier-Based Sinusoidal PWM 
Generally in a three-phase inverter, desired output voltages are the three-phase 
balanced sinusoidal voltages. Since the output can have only discrete values equal to 
the voltages of the dc-link terminals, the output voltage of a phase is time-averaged 
over one switching period. To obtain time-averaged sinusoidal output voltages, three 
sinusoidal modulating waveforms are compared with the carrier waveform using 
carrier-based PWM technique. Carrier-based PWM for a NPC three-level inverter is 
shown in Figure 4-5. It can be seen from Figure 4-5 that it requires two carrier 
waveforms. If the modulating waveform is positive, it is compared with carrier 1 
and if the modulating waveform is negative, it is compared with carrier 2. Since the 
frequency of carrier waveform is higher than that of the modulating signal, the 
modulating signal can be assumed constant in a time period of the carrier waveform 
as shown in an expanded view during time period of the carrier signal in Figure 4-5. 
It is discussed in the previous section that a leg of the NPC three-level converter 
requires two independent gate signals for switches Sx1 and Sx2. The gate signal of 
first switch Sx1 in a leg can be obtained by comparing the phase modulating signal 
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with carrier 1. If the modulating signal is higher than carrier 1 signal, the gate signal 
for Sx1 should be high to turn the switch on. Similarly the gate signal for Sx2 can be 
obtained by the modulating signal with carrier 2. If the modulating signal is higher 
than carrier 2 signal, the gate signal for Sx2 should be high. As an example, if we 
consider phase a modulating signal in a carrier wave time period (it is also switching 
time period Ts) as shown in Figure 4-5, the modulating signal is positive. It is greater 
than carrier 2 so the switch Sx2 should be ON during whole switching time period 
and the switch Sx1 should be ON only during the time when it is greater than carrier 
1 waveform. This yields an output phase a terminal voltage as shown in Figure 4-5. 
Similarly the terminal voltage for another phase can be derived. This modulation 
strategy is known as sinusoidal PWM for the NPC three-phase inverter [45]. 
Different implementations using single carrier waveform are presented in [24], [74]. 
  
Figure 4-5  Carrier-based implementation of sinusoidal PWM for NPC three-level inverter. 
Let us consider that the modulating signal for generating the three-phase 
balanced sinusoidal voltages are given by 
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where vas,ref, vbs,ref, and vcs,ref are the reference modulating signals for phase a, b, and 
c, respectively. The time-averaged phase terminal voltage over one switching time 
period can be given as 
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where m represents modulation index and can be defined as 
vas,ref 
vbs,ref vcs,ref 
Carrier 1 
Carrier 2 
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       (3.45) 
where Vdes is the amplitude of the desired voltage vector, and it is equal to the 
amplitude of a phase voltage. It can be seen from Figure 4-5, that the maximum 
amplitude of the output voltage, which can be obtained from sinusoidal PWM is 
equal to half of the DC-link voltage in linear modulation range (m ≤ 1) [5]. 
4.2.2 Space Vector Modulation 
Space vector modulation is based on the space vector diagram shown in Figure 
4-4. In this method, a desired voltage vector is synthesized by applying three nearest 
voltage vectors. Different methods have been proposed for the determination of the 
switching sequence and the calculation of time duration of different states [16], [30], 
[46], and [59]. The method proposed in [59] simplifies the space vector diagram of a 
three-level inverter to that of a two-level inverter. The space vector diagram of the 
three-level inverter can be visualized as it has six small hexagons with center at the 
vectors with redundancy of two switching states as shown in Figure 4-6. The center 
vectors are marked with arrow to highlight them. It can be seen from Figure 4-6 that 
if these small hexagons are moved towards the origin by vdc/3, the space vector 
diagram of three-level inverter can be visualized as that of a two-level inverter, and 
the space vector modulation methods for the two-level inverter can be applied. To 
calculate the time for which a switching state needs to applied, first, one of the six 
small hexagonal is identified, where the desired vector is located. After that, the 
center vector of that small hexagon is subtracted from the desired vector. The 
resultant vector then can be used to calculate the time for which a switching state 
needs to be applied using conventional two-level converter method [59]. An 
important point to be noted in this method is that the six small hexagons have some 
overlapping area. To avoid any discrepancy in identifying the small hexagons, the 
space vector diagram of three-level converter can be divided into six parts as shown 
in Figure 4-6(b), and each part can be assigned to one hexagon. If the desired vector 
lies in a particular part of the space vector diagram, that particular small hexagon 
can be selected to calculate the time for which a switching state needs to be applied. 
The three-phase sinusoidal balanced voltages have a circular trajectory in a space 
vector diagram. The radius of this circular trajectory is equal to the amplitude of a 
phase voltage. A maximum radius that can be achieved inside the hexagon of the 
space vector diagram is vdc/√3. This means that the maximum phase voltage that can 
be achieved by space vecor PWM is vdc/√3, and it corresponds to the modulation 
index of 1.1547 if Vdes= vdc/√3 is substituted in (3.45). 
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Figure 4-6  (a) Six hexagons inside a space vector diagram of the three-level inverter. (b) Divisions of 
the space vector diagram without redundancy. 
4.2.3 Carrier-Based PWM vs. Space Vector Based PWM 
Space vector based PWM has capability to produce output voltages with higher 
modulation index as compared to sinusoidal PWM. On the other hand, the 
implementation of space vector PWM is more complex as shown in the previous 
sections. However, the linear range of the output phase voltage for carrier-based 
PWM can be extended by 15% if one-sixth of third harmonic is subtracted from the 
modulating reference phase voltages waveforms as shown in Figure 4-7(a) [52], 
[58]. In this case, a common mode offset added to the voltage references, which are 
given by (3.43), is  
 cos 3
6
off
m
v t       (3.46) 
The linear range of carrier-based modulation can also be increased if the three-
phase voltage references in a switching period are sorted as the maximum, the 
middle, and the minimum voltage values given as 
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and the half of the middle voltage value is added to the reference three-phase voltage 
waveforms as a common mode offset in a switching period as shown in Figure 
4-7(b) [40]. In this case, the common mode offset is given by 
mid
1
2
offv v       (3.48) 
The switching states and the duty cycles of different IGBTs achieved by adding 
(3.48) to the reference voltages are the same as that of space vector modulation in a 
two-level inverter [40]. The maximum modulation index that can be achieved by 
both methods is 1.154, which is the same as space vector modulation. In space 
vector PWM, for the two-level inverter, time for which zero vectors (+++ and − − −) 
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are applied are equal, and it can be achieved either by adding (3.48) to the reference 
voltages or by standard space vector algorithm as described in [78]. 
 
(a)   (b) 
Figure 4-7  (a) Third harmonic addition. (b) Addition of half of the middle voltage value for 
extending the linear range. 
The modulating waveform given in Figure 4-7(b) can be used in the three-level 
inverter to achieve high modulation index. However, it is shown in [64] that it is not 
equivalent to space vector modulation for the three-level inverter. In case of the 
three-level inverter, the space vector PWM applies the two redundant switching 
states, which have the length of vdc/3, for the equal amount of time in a switching 
period, but the modulating voltage references given by(3.43) added to (3.48) do not 
distribute equal amount of time between the two redundant switching states. The 
carrier-based implementation of space vector PWM for the three-level inverter can 
be achieved if the common mode offset give in Table 4-2 is added to the modulating 
references [80]. 
Table 4-2  Common mode offset for three-level inverter 
Condition Common mode Offset (voff) 
(vmax−vmin) < ½ 
vmid < 0 vmin/2
vmid > 0 vmax/2
(vmax−vmin) > ½  
vmid < 0 & (vmax−vmid) < ½ − (1− vmax)/2 
vmid > 0 & (vmid−vmin) < ½ (1+ vmin)/2 
Others − (vmax+vmin)/2 
 
The common mode offset shown in Table 4-2 can also be calculated in another 
approach described in the following [29], [42], and [64]. First, the common mode 
offset given by (3.48) is added to the voltage references given by (3.43), and the 
results of that are shifted in such a way that they lie within the carrier band of [+1/2, 
– 1/2]. The modified voltage references can be represented by 
   ' , , 11 mod 1 , , ,
2
k ref k ref offv v v k as bs cs        (3.49) 
where (x mod y) results the remainder of division (x/y). An additional common mode 
offset is calculated from (3.49) as given by 
' '
' max min
2
off
v v
v

       (3.50) 
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Finally, the modified three-phase reference voltage waveforms are given by 
'' 'mid , , ,
2
k k off
v
v v v k as bs cs        (3.52) 
The reference voltage waveforms for the carrier-based implementation of three-level 
inverter space vector PWM are given in Figure 4-8 for m =0.9 and 1.155. It can be 
seen from Figure 4-7(b) and Figure 4-8(b) that the common mode offsets added in 
case of the two-level inverter and the three-level inverter are same for m=1.155. 
 
(a)   (b) 
Figure 4-8  Carrier-based implementation for three-level inverter space vector PWM for  
(a) m=0.9 and (b) m=1.155. 
4.2.4 Discontinuous PWM Techniques 
Sinusoidal PWM and carrier-based space vector PWM are very popular PWM 
methods due to easy implementation. In carrier-based space vector PWM, the 
common mode offset is added to the voltage references in such a way that the 
resultant reference waves are within the range of peak of the carrier waves. This 
results in switching of each phase in every switching period. These kinds of PWM 
techniques are referred to as continuous PWM (CPWM). It has been shown in [54] 
and [66] that PWM strategies, where a phase discontinues modulation for at most a 
total of 120°, can also achieve same line-line voltage in a two-level inverter as that 
can be achieved by sinusoidal or space vector PWM. These kinds of PWM 
techniques are referred to as discontinuous PWM (DPWM). Since the phase with 
discontinuous modulation does not switch during that period, these PWM strategies 
have advantages of reduced switching losses and reduced harmonic distortion at 
high modulation index for the two-level inverter [54]. Different types of DPWM 
strategies are proposed in literature where the discontinuity of the phase for 120° is 
applied at once, twice with 60° duration, or 4 times with 30° duration. The detailed 
analysis of different types of DPWM for the two-level inverter and their carrier-
based implementation are discussed in [7], [54], [66]. Similar types of DPWM can 
be implemented in the three-level inverter. 
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4.2.4.1 The 120° DPWM  
In this DPWM, a phase in the inverter stops modulating for 120°. In the two-
level inverter, it can be divided into groups [54]:  
 DPWMMAX where a phase having the maximum value is connected to 
the positive DC-bus for 120°.  
 DPWMMIN where a phase having the minimum value is connected to the 
negative DC-bus for 120°. 
To achieve the carrier-based implementation of these PWM techniques, common 
mode offsets need to be added to the voltage references (3.43) for the two-level 
inverter are given by 
_ DPWMMAX max1 for DPWMMAXoffv v      (3.53) 
and 
_ DPWMMIN min1 for DPWMMINoffv v       (3.54) 
An equivalent to 120° DPWM in the two-level inverter for the three-level 
inverter can be obtained adding a common mode offset for the carrier-based 
implementation. In case of the three-level inverter, the three-phase voltage 
references are scaled to [+1/2, – 1/2] using (3.49), and the common mode offset for 
the equivalent 120° DPWM can be calculated by 
' '
_ DPWMMAX max
1
for DPWMMAX
2
offv v      (3.55) 
and 
' '
_ DPWMMIN min
1
for DPWMMIN
2
offv v       (3.56) 
where v’max and v
’
min are given by (3.51). 
For DPWMMAX in the three-level inverter, the modified three-phase reference 
voltage waveforms are given by 
'' 'mid
_ DPWMMAX , , ,
2
k k off
v
v v v k as bs cs       (3.57) 
For DPWMMIN in the three-level inverter, the modified three-phase reference 
voltage waveforms are given by 
'' 'mid
_ DPWMMIN , , ,
2
k k off
v
v v v k as bs cs       (3.58) 
The voltage references for equivalent DPWMMAX and DPWMIN are shown in 
Figure 4-9 for m=0.9. It can be seen from Figure 4-9 that the voltage reference has 
six discontinuities in a fundamental cycle and discontinuities occur near the zero 
crossing of the three-phase voltage references. The reason for this behavior is that 
the reference near to zero is clamped to the neutral-point. In case of DPWMMAX, 
the reference, which is slightly smaller to zero, is clamped to the neutral-point, and 
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in case of DPWMMIN, the reference, which is slightly greater than zero, is clamped 
to the neutral-point [7]. A detailed analysis for this behavior based on space vector 
diagram for the three-level inverter can be found in [7].  
 
(a)   (b) 
Figure 4-9  Modulating wave for m=0.9 for three-level inverter for  
(a) 120° DPWMMAX and (b) 120°DPWMMIN. 
4.2.4.2 The 60° DPWM 
In the DPWM techniques, either a phase having the maximum value or a phase 
having the minimum value stop modulating for 120°. If this 120° period is divided 
into two 60° periods, and during one 60°, a phase having the maximum value and 
during rest of 60° when the same phase has the minimum value stops modulating, 
this modulation is known as 60° DPWM. This approach clamps the phase with the 
maximum absolute value to the nearest DC-bus, either the positive or negative DC-
bus. Since the duration of a phase having the maximum or minimum value in a 
three-phase balanced phase voltages is 120°, the 60° clamping interval can be 
centered during the 120° interval where the phase has the maximum value (DPWM1 
in [54]) or it can be moved ±30°(DPWM0 and DPWM2 in [54]). In the two-level 
inverter, DPWM1 can be achieved by adding a common mode offset to the three-
phase voltage references as given by 
 _ DPWM60 max maxoffv sign v v      (3.59) 
where  
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Similarly for the three-level inverter, a common mode offset can be calculated to 
implement 60° DPWM. For 60° DPWM, first the voltage references are scaled as 
given by  
   , , 11 mod 1 , , ,
2
s
k ref k refv v k as bs cs       (3.61) 
and then the common mode offset is given by [42] 
 _ 60 max max12
s s s
off DPWMv sign v v      (3.62) 
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A phase voltage reference for the two-level inverter DPWM1 and for the three-
level inverter 60° DPWM are shown in Figure 4-10. It can be seen from Figure 
4-10(b) that the resulting reference waveform for the three-level inverter clamps to 
the neutral-point near zero crossing. At low modulation index, the interval for which 
a phase is clamped to the neutral-point can be made 60°. This is termed as zero 
clamped PWM [42]. However, at low modulation index, other 60° DPWM also exist 
where the phase is clamped to the positive DC-bus and the negative DC-bus for 60° 
interval. A detailed analysis of different kinds of 60° DPWM for the three-level 
inverter can be found in [42]. 
 
(a)   (b) 
Figure 4-10  Modulating wave for m=0.9 for 60° DPWM for 
 (a) Two-level inverter and (b) Three-level inverter. 
4.2.4.3 The 30° DPWM 
For 30° DPWM, a common mode offset for the two-level inverter is given by  
 _ DPWM30 mid mid1offv sign v v       (3.64) 
where 
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   (3.65) 
The reference waveform for a phase is shown in Figure 4-11. It can be seen that the 
modulating waveform is clamped to 1 and −1 for 60° interval each, and the interval 
is divided into two 30° intervals. It is shown in [7] that the common mode offset 
given by (3.64) cannot be transformed for the three-level inverter with scaled 
reference waveforms since it violates certain boundary for certain intervals. 
However, 30° DPWM can be implemented in the three-level inverter by calculating 
the duty cycle of individual vector from space vector technique described in 
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subsection 4.2.2 and manipulating the duty cycle for the switching states to realize 
the vector in such a way that a phase is clamped for 4x30° interval in a fundamental 
cycle [7].  
 
Figure 4-11  Modulating wave for m=0.9 for 30° DPWM for two-level inverter. 
4.3 Control of the Neutral-Point Voltage 
The three-level inverter has three voltage level at its DC-link; positive (P), 
negative (N), and neutral-point (O); as shown in Figure 4-1. The voltage differences 
among these levels in the DC-bus should be maintained constant for generating 
proper output voltages using the modulation strategies discussed in the previous 
section. Generally, the three-level inverter is supplied by a two-terminal voltage 
supply, which maintains the constant voltage difference between the positive and 
negative terminals of the inverter. However, the voltage of the neutral-point can vary 
during transients, due to non-idealities in the devices, or by tolerances of the DC-
link capacitance values etc. This requires an additional control for the neutral-point 
voltage. There are two ways to control the neutral-point voltage: 
 Additional circuit for maintaining the constant voltage [25], [38], [49], 
and [51]. 
 Controllers to modify the modulating signals to accomplish the neutral-
point voltage control. 
4.3.1 Circuits for Neutral-Point Voltage Control 
Generally, high resistances are connected across the DC-link capacitors for 
balancing the voltage. It is shown in [51] that they can contribute to significant loss 
under certain conditions. An active voltage balancing circuit consisting of high 
impedance voltage divider and a complementary emitter-follower circuit was 
proposed in [51] as shown in Figure 4-12. High-voltage bipolar transistors are 
required for this configuration, but they have low current gain (typically 40) due to 
wide effective base region. So it is realized by a series of general-purpose low-
voltage small-signal transistors with high current gain (typically 600-800). But high 
number of components is a disadvantage since it affects the reliability and requires 
bigger PCB area.  
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Figure 4-12  Voltage balancing circuit for DC-link electrolytic capacitor. 
The disadvantage of higher number of components can be overcome by using a 
switch mode power converter as a voltage balancing circuit. A bidirectional buck-
boost converter can be used as a voltage balancing circuit for the DC-link capacitors 
[25] as shown in Figure 4-13. Switches required to realize should be current-
bidirectional two-quadrant switch. An IGBT with antiparallel diode can be used for 
this purpose. This circuit works on the principle of the buck-boost converter. If 
vdc1>vdc2, the duty cycle of top switch should be greater 0.5, and the energy will be 
transferred from the top capacitor to charge the bottom capacitor and vice versa.  
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Figure 4-13  Bidirectional buck-boost converter for active voltage balancing 
The size of the DC-link voltage balancing converter depends on many factors. 
One of them is energy that can be stored in the inductor used in the converter. If the 
energy is high, the balance can be achieved very fast but it requires a big inductor. A 
high power prototype of this topology with five-level inverter was presented in [49], 
[38]. In [38], a 1 MVA five-level inverter was conceptualized for high voltage 
application with the voltage balancing circuit rated at 6 kVA. 
The active voltage balancing circuits provide an independent control of the 
neutral-point voltage for the multilevel inverter. However, they require extra 
hardware, which makes these solutions unattractive for low cost applications.  
4.3.2 Neutral-Point Voltage Control by PWM Techniques 
The neutral-point voltage is decided by the neutral-point current, and the neutral-
point current is a function of the duty cycles of the three-phases and the output phase 
64 
 
currents. The time for which a phase is connected to different points in the DC bus 
can be modified without changing the line-line output voltage. In other words, the 
duty cycle of different phases can be changed by adding the common mode offset to 
the reference voltages for PWM without affecting the average line-line voltage. This 
common mode offset can be used as a control variable for the neutral-point voltage 
controller. An advantage of controlling the neutral-point voltage by PWM 
techniques is that it does not require an extra hardware circuit and a controller for 
the hardware. It requires only a neutral-point voltage controller whose output can be 
used as a common mode offset or duty cycle for different phases depending on the 
method. 
Different neutral-point voltage controllers require models for the neutral-point 
voltage dynamics. Since the neutral-point voltage depends on neutral-point current, 
it is necessary to analyze the neutral-point current. The modulation methods affect 
the duty cycles of the phases to the neutral-point. Since the modulation methods can 
be divided into two groups; carrier-based PWM and space vector based PWM; the 
neutral-point current can be analyzed from two different point-of-views: 
 Carrier-based PWM approach. 
 Space vector based PWM approach. 
4.3.2.1 Carrier-Based PWM Approach for Neutral-Point Current Analysis 
In a carrier-based PWM for the three-level inverter, the three-phase voltage 
reference waveforms (modulating waveforms) are compared with two triangular 
carrier waveforms as shown in Figure 4-5. If a reference waveform is greater than 
zero, it is compared with carrier 1, and if it is less than zero, it is compared with 
carrier 2. From Figure 4-5, the duty cycle for which a phase is connected to the 
positive or negative bus in a switching period can be derived using symmetry of 
triangles. It is dependent on the reference voltage of a phase (see eq. (3.43)), and it is 
given by [21] 
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     (3.66) 
If a phase is not connected to the positive or negative DC bus, it will be 
connected to the neutral-point, and during that period, the phase current will 
contribute to the neutral-point current. Using this statement, it can be said that the 
average neutral-point current over a switching period is equal to the sum of the duty 
periods times the phase currents. So, the average neutral-point current over a 
switching period is given by 
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 1
s
o k kT
k
i d i        (3.67) 
where  Ts denotes the average value of a particular variable over a switching period 
(Ts). io represents the neutral-point current, and ik represents the output phase current 
of phase k. For a three-phase three wire system, the sum of the output currents is 
zero. 
0k as bs cs
k
i i i i         (3.68) 
Substituting (3.66) and (3.68) into (3.67), the average neutral-point current can be 
simplified as 
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If the output currents of the inverter are given by 
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the average neutral-point current can be plotted as a function of ωt. The power factor 
angle of the load is denoted by θ. The amplitude of the load current is represented by 
Im. The average neutral-point current is shown in Figure 4-14 for sinusoidal PWM 
with m=0.9, Im=15 A, and θ=30°. The average neutral-point current can be plotted 
for other modulation strategies using (3.69) since the reference waveforms for 
different modulation strategies can be obtained by changing the common mode 
offset.  
 
Figure 4-14  Average neutral-point current for sinusoidal PWM. 
It can be seen from Figure 4-14 that the average neutral-point current is 
oscillating with a frequency which is three times the fundamental output frequency. 
It is shown in [19] that the average neutral-point current over the fundamental output 
period is zero for sinusoidal PWM. However, any DC component in the common 
mode offset results in nonzero neutral-point current averaged over one fundamental 
output period [21]. The neutral-point current averaged over one output fundamental 
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period as a function of DC common mode offset was derived in [19], [39] and can 
be given as 
   3 cos 2 sin coso m offTfi I m v m   
        (3.71) 
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 
     (3.72) 
and Tf is the fundamental time period of the inverter output voltage. It can be seen 
from (3.72) that δ= 0° for voff=0 and using this, (3.71) yield zero average neutral-
point average current over one output fundament cycle. A nonzero value of average 
neutral-point current can be obtained by using a nonzero value of voff, which can be 
used for controlling the neutral-point voltage.  
4.3.2.2 Space Vector PWM Based Approach for Neutral-Point Current Analysis 
Carrier-based PWM methods are more popular due to their easy implementation 
capability, but space vector PWM gives a deeper insight on the inverter as a whole. 
The inverter is treated as a three-phase unit in a space vector approach instead of 
three single phase unit. The same approach of space vectors can be used for the 
neutral-point current analysis. 
Different space vectors are realized by different switching states. It can be seen 
from Figure 4-4 that few space vectors can be realized by one or more than one 
switching states. However, they contribute to different neutral-point current. As an 
example, if we consider a space vector which can be realized either by (+ 0 0) or by 
(0 – –), the neutral-point current produced by the two switching states are different. 
For (+ 0 0), phase b and c are connected to the neutral-point so the neutral-point 
current is equal to the sum of phase b and c currents 
  00o bs cs asi i i i          (3.73) 
On the other hand, for (0 – –), phase a is connected to the neutral-point which gives 
the neutral-point current as 
 0o asi i        (3.74) 
Similarly, the neutral-point current can be found for different switching , and it is 
shown in Figure 4-15. The neutral-point currents are indicated in a bracket beside 
corresponding switching states. 
The neutral-point current averaged over a switching period can be calculated by 
adding the dwell times of switching states times the neutral-point currents which are 
generated by applying those switching states. The dwell times of the switching states 
depend on the reference vector position in the space vector diagram and its 
magnitude. If one sextant of the space vector diagram is considered, it can be 
divided into six subsectors as shown in Figure 4-16. Different vectors in the sextant 
are also marked in Figure 4-16. VS0 and VS1 represent the small vectors with two 
redundant switching states. VL1 and VL0 represent the long vectors which makes the 
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boundary of a sextant. VM represents the middle vector. The neutral-point current 
needs to be calculated for different subsectors separately since the switching states, 
which are applied, are different. 
 asi
 asi
 csi
 csi  bsi
 bsi
 csi
 csi
 csi
 csi
 bsi
 bsi
 asi
 asi  asi
 asi
 bsi
 bsi
 0
 0  0
 0  0
 0 0
 0
 0
 
Figure 4-15  Neutral-point current due to different switching states. 
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Figure 4-16  Subsectors in a sextant of space vector diagram. 
If a reference vector lies in the subsector 1, 3, or 5, vector VS0 is considered as 
center, and the duty cycles of (+ 0 0) and (0 – –) will be equal. It means that the 
neutral-point current because of VS0 will be zero, and the neutral-point current can 
be given by 
1
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    (3.75) 
where dS1 and dM are the duty cycle for VS1 and VM vectors. On the other hand, if the 
reference vector lies in the subsector 2, 4, or 6, vector VS1 is considered as a center 
and the duty cycles of (+ + 0) and (0 0 –) will be equal. In this case, the contribution 
of the vector VS1 for the neutral-point current is zero. The neutral-point current will 
be due to VS0 and VM vectors, and it is given by 
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Similarly the neutral-point current can be calculated for other sextants also. The 
neutral-point current is shown in Figure 4-17 for space vector PWM with m=0.9, 
Im=15 A, and θ=30°. It can be seen from Figure 4-17 that the average neutral-point 
current over a switching time period has a frequency, which is equal to thrice of the 
output fundamental frequency.  
 
Figure 4-17  Average neutral-point current for Space Vector PWM. 
Different PWM methods redistribute the duty cycles of the different switching 
states without changing line-line voltage. In this way, the neutral-point current can 
be changed. A general analysis for calculating the neutral-point current based on the 
space vector diagram was presented in [47].  
4.3.2.3 Neutral-Point Voltage Control 
Different methods of the neutral-point current analysis are used to determine the 
dynamics of the neutral-point voltage, and these methods can be used for the 
neutral-point voltage controller tuning. For a carrier-based modulation technique, it 
has been shown that the neutral-point current can be controlled by changing the 
common mode offset. Different PWM methods for reduced neutral-point voltage 
variation and controllers, which add the common mode offset to the three-phase 
reference voltages, are proposed in [19], [21], [22], [39], [48], and [76].  
A common mode offset, which yield zero average neutral-point current in a 
switching period, is calculated in [21]. The calculation of the common mode offset 
requires the knowledge of the power factor angle, the phase angle of the reference 
voltages, and the amplitude of the reference voltage. However, the calculated 
common mode offset can be more than the maximum limit of the common mode 
offset that could be added under certain condition. This results nonzero neutral-point 
current which may cause oscillation in the neutral-point voltage, and the DC-link 
capacitor should be designed to limit that oscillation. Similar approach for adding a 
common mode offset to reduce the neutral-point current can be found in [22].  
A closed loop controller design procedure was discussed in [19], [39] for the 
neutral-point voltage controller. In this controller, a DC common mode offset was 
used as a control variable. However, an equation, which describes dynamic behavior 
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of the neutral-point current as a function of the control variable for small variations, 
should be derived. The small-signal equation is required because of the nonlinear 
relationship between the neutral-point current and the common mode offset, which 
is given by (3.71). The small-signal equation can be derived by taking the partial 
derivative of (3.71) with respect to voff and it is given by [39] 
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Using (3.77), a simple proportional controller can be designed for the neutral-point 
voltage balance. A control system block diagram is shown in Figure 4-18. 
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Figure 4-18  Neutral-point voltage closed loop control system. 
The method discussed in [19] requires the power factor of the load currents, and 
the calculation of the power factor can be difficult to implement during transients. 
On the other hand, the method discussed in [39] requires change in the controller 
parameters if the direction of power flow is changed. An improved control algorithm 
was presented in [76], which does not require the power factor and the direction of 
power flow. It requires knowledge of the three-phase currents and the DC-link 
voltages. In this method, a common mode offset, which is added to the three-phase 
voltage references, is calculated depending on the phase currents and the controller 
output. 
The methods discussed above use sinusoidal PWM which has a limitation of 
maximum modulation index of 1. However, space vector PWM has the capability to 
allow maximum modulation index of 1.1547 within the linear range. For space 
vector PWM, the neutral-point current can be controlled by changing the duty cycles 
of the redundant switching states which realize the space vector having length vdc/3. 
In the space vector PWM, one vector is realized by using two redundant 
switching states. As an example, if the reference vector is in subsector 1, only VS0 is 
realized by using redundant switching states (+ 0 0) and (0 – –). The space vector 
VS1 is realized by applying (0 0 –) even though the space vector VS1 can be realized 
by using the switching state (+ + 0) and (0 0 –), and the neutral-point current is 
decided by the state (0 0 –). A method proposed in [83] utilizes all the redundant 
switching states within a switching period to vary the neutral-point current and 
controls the neutral-point voltage. The duty cycles of the switching states are varied 
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using a controller. A detailed description of the controller can be found in [83]. In 
this method, it should be noted that if the reference vector lies in subsector 1,2,3, or 
4, all switching states, which are required to realize VS0 and VS1, are used. On the 
other hand, if the reference vector lies in subsector 5 or 6, only the switching states, 
which are required to realize VS0 or VS1, is used, respectively. If all the switching 
states, which are required to realize VS0 and VS1, are used, a phase having middle 
value has to switch 4 times instead of 2 in a switching period. If subsector 1 or 2 is 
considered, the switching sequences will be (+ + +) (+ + 0) (+ 0 0) (0 0 0) (0 0 –) (0 
– –) (– – –) and reverse. It can be seen from this sequence that the phase b is 
switching four times in a switching period, i.e., + →0→ – → 0 → +, while phase a 
is switching from + to 0 and phase c is switching between – and 0. 
The approach discussed in [83] utilizes all the switching states and thus increases 
switching losses. However, it was shown in [13] that a discontinuous PWM can be 
used for neutral-point voltage control. In this method, vector VS0 and VS1 are realized 
by using only one of the redundant switching states. The switching states are chosen 
in such a way that a phase is not switching in a switching period. The choice of the 
phase, which will have no switching, depends on the power factor angle. The 
neutral-point voltage balance can not be obtained by adjusting the duty cycle of the 
redundant switching states in this method because this method uses only one of the 
redundant switching states, but the load to the DC-link capacitors can be controlled 
by choosing proper sequence. The current drawn from the DC-link capacitors 
depends on the power factor angle also. Same switching sequence can load top DC-
link capacitor more than the bottom DC-link capacitor or vice versa depending on 
the power factor angle. This property is used to balance the DC-link capacitor 
voltages and control the neutral-point voltage. 
The controllers discussed above have different limitations depending on their 
implementation techniques. The method discussed in [21] produces zero neutral-
point current under certain conditions only and this method fails to produce zero 
neutral-point current at high modulation index. The methods discussed in [19], [39] 
also can’t control the neutral-point voltage at high modulation index, since they add 
a DC common mode offset to the voltage reference and at high modulation index, 
the controller may demand a common mode offset, which corresponds to the 
reference voltage of greater than 1. The advanced control discussed in [13], [22], 
[48], and [76] require the knowledge of phase currents or power factor angle and 
controller output depends on that. The implementation of such controller is more 
complicated because of that. 
Most of the PWM techniques discussed above works with sinusoidal PWM and 
space vector PWM. However, the average neutral-point current averaged over one 
switching period is not zero and it can be seen from Figure 4-14 and Figure 4-17 that 
the peak value of that can be as high as 8 A for 15 A peak load current value and it 
is a function of load power factor angle, peak load current, and modulation index. 
This peak current decides the size of the DC-link capacitor, since the neutral-point 
current creates a third harmonic voltage oscillation in the neutral-point and the peak-
peak value of voltage oscillation is decided by the DC-link capacitors. It has been 
shown in [15] that the size of DC-link capacitors for the three-level NPC inverter 
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can be 50% more than that of a two-level inverter for a fixed output frequency 
operation. Different modulation strategies were developed to reduce the size of DC-
link capacitors. Those PWM techniques and the neutral-point voltage controller for 
them will be discussed in the next section. 
4.4 PWM Techniques and Controllers with Zero 
Neutral-Point Current  
The neutral-point current is one of the major deciding factors while selecting the 
DC-link capacitors for the three-level NPC inverter as discussed in the previous 
section. If the average neutral-point current over a switching period can be made 
zero, the DC-link capacitor size can be reduced. Some modulation strategies that 
guarantee zero average neutral-point current were proposed in literature [43], [68]. 
These modulation strategies utilize the redundant switching states in the NPC three-
level inverter. 
4.4.1 PWM Techniques with Zero Neutral-Point Current 
It was shown in Figure 4-15 that different switching states cause neutral-point 
current. The redundant switching states of the vector with length vdc/3 cause same 
neutral-point current but in opposite direction. This property was utilized to control 
neutral-point current. However, if the redundant switching vectors are applied for 
equal amount of time in a switching period, the average neutral-point current caused 
by them will be zero. Using this approach, the neutral-point current can be 
maintained only for low modulation index. For high modulation index, if the 
reference voltage vector lies in subsector 2-6 of Figure 4-16, it will be required to 
apply vector VM, which contributes to the neutral-point current. The neutral-point 
current due to VM can’t be made zero since this vector does not have redundant 
switching states. A PWM strategy was proposed in [43], which overcomes this 
problem and allows the control of the neutral-point voltage over the full range of 
modulation index and for any three-phase three-wire load.  
In the method, which was proposed in [43], virtual vectors are defined as 
combination of switching states in such a way that each virtual vector produces zero 
average neutral-point current. Using these virtual vectors, any reference voltage 
vector was synthesized. Since the average neutral-point current produced by each 
vector is zero, the average neutral-point current will become zero in a switching 
period. The virtual vectors for one sector of the space vector diagram are shown in 
Figure 4-19. It can be seen from Figure 4-19, that the virtual vectors VZ0, VZL0 and 
VZL1 are generated by switching states (000), (+ – –) and (+ + –), respectively and 
these switching states do not generate any neutral-point current. VZS0 and VZS1 are 
generated by all the redundant switching states as described above. It should be 
noted in this modulation strategy that a virtual vector is defined as a combination of 
three switching states (0 – –), (+ 0 –), and (+ + 0). These three states are applied for 
equal amount of time to synthesize the virtual vector. This virtual vector is denoted 
by VZM. The three switching states, which are used to synthesize the virtual vector, 
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are chosen in such a way that the neutral-point current generated is equal to the sum 
of output phase currents. In the first sextant of the space vector diagram, (0 – –), (+ 0 
–) and (+ + 0) are chosen because the neutral-point current generated by them are 
equal to ias, ibs, and ics, respectively. Since the sum of these currents is zero for a 
three-phase three-wire system, the average neutral-point current produced by this 
virtual vector is also zero. 
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Figure 4-19  Virtual space vectors for first sextant of the space vector diagram. 
These virtual vectors redefine the subsectors in a sextant of the space vector 
diagram. It can be seen from Figure 4-19 that there are 5 subsectors in a sextant in 
this case. The reference voltage vector lying in a subsector is realized by three 
virtual vectors, which are the three vertices of the subsector triangle. Another 
important point about this PWM strategy is that a phase, which has middle voltage 
value in a switching period, switches 4 times instead of 2 in a switching period. In 
the first sextant of the space vector diagram, phase b has the middle voltage value 
and it switches 4 times in a switching period. It is shown in Table 4-3, which 
describes the switching sequence in each subsector, that phase b switches from 
terminal N to terminal O and terminal O to terminal P and vice versa in each 
subsector. This results in increased switching in the inverter. 
Table 4-3  Switching sequence for PWM with virtual vectors 
Subsector Virtual Vectors Switch Sequence
1 VZS0, VZS1, VZ0 (0 – –)(0 0 –)(0 0 0)(+ 0 0)(+ + 0) and reverse 
2 VZS0, VZS1, VZM (0 – –)(0 0 –)(+ 0 –)(+ 0 0)(+ + 0) and reverse 
3 VZS0, VZL0, VZM (0 – –)(+ – –)(+ 0 –)(+ 0 0)(+ + 0) and reverse 
4 VZL0, VZL1, VZM (0 – –)(+ – –)(+ 0 –)(+ + –)(+ + 0) and reverse 
5 VZS1, VZL1, VZM (0 – –)(0 0 –)(+ 0 –)(+ + –)(+ + 0) and reverse 
 
The details of the modulation strategy with virtual vectors can be found in [43]. 
from space vector point of view. A simple carrier-based implementation of this 
PWM strategy was discussed in [68]. According to [68], each phase has two 
modulating signals (one modulating signal for carrier 1 and another for carrier 2) 
and the modulating signals for a phase were derived as  
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73 
 
where vkp,ref and vkn,ref represent the phase k modulating signal for carrier waveform 1 
and 2, respectively. It can be seen from (3.78) that the modulating signal, which will 
be compared with carrier 2 (vkn,ref), will be zero for the phase having maximum value 
since it is equal to the half of difference of the reference signal and maximum value 
among the reference signals. Similarly, the modulating signal, which will be 
compared with carrier 1 (vkp,ref), for the phase having minimum value will be zero. 
However, the phase having middle value will have nonzero values for both 
modulating signals and it corresponds to four transitions instead of two transitions in 
this output phase voltage.  
A different approach to make average neutral-point current zero was proposed in 
[10] and it was termed as radial state space vector modulation. In this PWM 
technique, the switching states, which have vector length of vdc/√3, are not applied. 
They are approximated by the large vectors of length 2·vdc/3 because they do not 
cause any neutral-point current. If first sextant of the space vector diagram is 
considered, the switching state (+ 0 –) is not applied. Instead of this, the switching 
states (+ + –) and (+ – –) are applied. The neutral-point current caused by the small 
vectors of length vdc/3 is zero since both redundant switching states are applied for 
equal amount of time to generate each small vector with equal and opposite neutral-
point current. The switching sequence for first sextant of the space vector is given in 
Table 4-4. The subsectors mentioned in Table 4-4 is as per Figure 4-16. It can be 
seen for Table 4-4 that the switching state (+ + –) is applied after (+ – –) in the 
switching sequence for subsector 3-6. This requires switching of phase b from 
terminal N to terminal P of the DC-link without connecting to terminal O. This 
switch sequence creates additional switching losses in the three-level inverter as 
compare to the modulation strategy with virtual vectors and it is not preferable. 
Table 4-4  Switching sequence for radial state space vector modulation 
Subsector Switch Sequence
1 & 2 (0 – –)(0 0 –)(0 0 0)(+ 0 0)(+ + 0) and reverse 
3-6 (0 0 –)(0 – –)(+ – –)(+ + –)(+ + 0)(+ 0 0) and reverse 
 
4.4.2 Neutral-Point Voltage Controller based on Zero Neutral-Point 
Current PWM Techniques 
The neutral-point voltage controllers presented in [44], [68], and [84] are based 
on modulation strategies producing zero average neutral-point current in a switching 
period. The neutral-point current carries only switching-frequency components in 
this case. Thus the required DC-link capacitance is minimal. The controllers 
presented in [44], [68], and [84] add offset to the duty ratios of the inverter switches. 
The controller presented in [44] uses the optimized virtual-vector-based modulation 
strategy for low output voltage distortion and it is a generalized version of PWM 
method proposed in [43]. The controller presented in [44] calculates a DC common 
mode offset which acts as a control variable. The common mode offset is added to 
the reference voltages in such a way that the switching frequency remains 
unchanged. This requires addition of the offset to the modulating signal for carrier 1 
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in case of the phase having maximum value, addition of the offset to the modulating 
signal for carrier 2 in case of the phase having minimum value, and addition a part 
of the offset to the modulating signal for carrier 1 and rest to the modulating signal 
for carrier 2 in case of the phase having middle value. However, the relationship 
between the control variable (DC common mode offset) and the neutral-point 
voltage is discontinuous and criterion to design the controller was not presented. 
The carrier-based implementation of the PWM strategy, which insures zero 
neutral-point current presented in [68], does not require the knowledge of the 
reference voltage vector angle. This makes the implementation very simple. The 
controller for neutral-point voltage proposed in [68] also adds an offset to the duty 
ratios. The offset added to the duty cycle of a phase depends on the sign of the 
neutral-point voltage variation times the phase current. This makes the controller 
discontinuous and nonlinear. The design criterion for the determination of the 
controller parameters is also not discussed. An optimal controller based on the 
modulation strategy presented in [68] was developed in [84] but it requires the 
information of the output currents, the modulation index, the carrier frequency, the 
DC-link capacitor values, and the DC-link voltages. This controller guarantees 
stability under all operating conditions, but this requires high computational effort 
for the controller. 
4.5 Summary and Conclusion 
The operation of three-level NPC converter is discussed in this chapter. Different 
conventional modulation strategies cause neutral-point voltage oscillation and the 
peak-peak voltage variation is dependent on the size of DC-link capacitors. For a 
fixed frequency operation, if conventional modulation strategies, e.g. sinusoidal 
PWM or space vector PWM, are used, the required DC-link capacitor size will be 
50% higher than that of the two-level inverter. The size of DC-link capacitor can be 
more for variable frequency operation of the three-level inverter for adjustable speed 
drives and it depends on the lowest frequency at which the system is supposed to 
operate. However, different modulation strategies, which produce zero average 
neutral-point current in a switching period, exist in the literature. If these modulation 
strategies are used, the neutral-point current contains only high frequency harmonic 
components caused by switching frequency. In this case, the size of the DC-link 
capacitor can be reduced to minimal. If the DC-link capacitor size is reduced, the 
neutral-point voltage can vary for very small disturbances in the system. This 
requires a fast and stable neutral-point voltage controller. Different controllers, 
which are applied with these modulation strategies, were proposed in the literature. 
However, the controllers are based on the nonlinear and discontinuous system 
model. The controller design becomes very complicated due to this. A continuous 
model describing the dynamics of the neutral-point voltage is proposed in the next 
chapter. Using this model, a controller is designed and tested for small DC-link 
capacitor based three-level inverter. 
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Chapter 5  
Three-level Inverter with Small DC-link 
Capacitor 
A Neutral-Point-Clamped (NPC) three-level inverter can be a viable alternative 
for low voltage drive applications as mentioned in the previous chapter. The NPC 
three-level inverter, with conventional modulation, was seen to require 50% higher 
capacitance at the DC-link compared to a two-level inverter for a fixed grid 
frequency operation [15]. A high capacitance value requires the use of electrolytic 
capacitors. The higher reliability of film capacitors has been a major driving force to 
reduce the value of capacitance and be able to use them [9]. A small DC-link 
capacitor based NPC three-level converter is presented in this chapter. 
A small DC-link capacitor based NPC three-level converter requires zero average 
neutral-point current in a switching period. A suitable modulation strategy, similar 
to the PWM presented in [43] and [68], is selected for meeting this condition. This 
strategy is derived using different approach for carrier-based implementation in 
Section 5.1. Since a small disturbance in the neutral-point current can drift the 
neutral-point voltage in a few switching periods because of the low energy stored in 
the DC-link capacitors, a fast and stable controller for the neutral-point voltage 
balance is required. In Section 5.2, a new first-order model of the neutral-point 
voltage dynamics is presented, and this model is based on a continuous equation. 
With this new model, classical control theories can be applied to design the 
controller for the neutral-point voltage balance. The controller design is presented in 
Section 5.3. A simple Proportional-Integral (PI) controller is used to control the 
neutral-point voltage. The considerations required to implement the PWM for a 
small DC-link capacitor based converter are discussed in Section 5.4. The 
implementation of the proposed controller with modulation strategy only requires 
the information of the sensed DC-link voltages and the PI controller. It does not 
require output phase current information and the reference voltage vector angle. The 
controller is tested with an induction machine drive of 7.5 kW output power. The 
neutral-point is realized by the mid point of two series-connected 14 μF capacitors. 
The experimental results, which verify the fast dynamics of the controller, are 
presented for this drive in Section 5.5. 
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5.1 Carrier-Based PWM for Zero Neutral-Point 
Current 
It has been shown in previous chapter that zero average neutral-point current can 
be achieved if a phase having the middle voltage value can be connected to the 
positive (P), the negative (N), and the neutral-point (O) of the DC-link. This requires 
four switching transitions instead of two for the phase in a switching time period as 
shown in Figure 5-1. In addition to this, a common mode offset needs to be added to 
the sinusoidal PWM reference voltages.  
Since the phases require four switching transition in the interval when they have 
middle voltage value, each phase will have two modulating waveforms, one 
modulating for each carrier waveform. If a phase has a maximum value, the value of 
modulating reference signal for carrier 2 will be zero. If a phase has a minimum 
value, the value of modulating reference signal for carrier 1 will be zero. The value 
of reference voltages for carrier 1 and carrier 2 is marked by p and n subscript. d 
denotes the duty cycle for a particular phase; max, mid, and min subscripts represent 
the phase having the maximum, the middle, and the minimum fundamental voltage 
values, respectively; e.g., dmaxp represents the duty cycle of the phase having the 
maximum voltage value and connected to the positive terminal (P) of the DC-bus.  
dmaxpTs
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dminnTs 2 Ts 2
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Figure 5-1  Three phase reference voltages for zero neutral-point current. 
Let us consider, the modified reference voltages for a carrier-based 
implementation of the PWM with zero average neutral-point current are given by 
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where 1 2off off offv v v   (to add the same common mode offset to all three-phases). 
Superscript ‘m’ denotes the modified variable. voff1 and voff2 are the common mode 
offsets added to the two reference voltages of the phase having the middle voltage 
value. Using (4.1), the modified duty cycles are given by 
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  
     (4.2) 
The common mode offsets voff1 and voff2 should be calculated in such a way that 
the average neutral-point current over one switching period will be zero. The 
neutral-point current averaged over one switching period can be given by 
     
     
max max vmax mid mid vmid min min vmin
max max vmax mid mid vmid min min vmin
1 1 1
s
s
o p n p n p nT
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i d d i d d i d d i
           
         
 (4.3) 
where ivmax, ivmid, and ivmin are the currents of the phases which have the maximum, 
the middle, and the minimum fundamental voltage values, respectively. Substituting 
(4.2) into (4.3), the average neutral-point current can be given as 
   
     
mid mid
max vmax 1 2 vmid min vmin
max vmax 1 2 vmid min vmin
2 2s
s
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             
 
         
 (4.4) 
It can be seen from (4.4) that there is no neutral-point current term because of 
vmid, since voff1 and voff2 are added to half of vmid to obtain the duty cycles mmid pd  and 
m
midnd  as given in (4.2). For a three-phase three-wire system, vmax vmid vmin 0i i i   . 
Using this relationship, equation (4.4) can be simplified as 
       max vmax 1 2 vmax vmin min vmin
s
o off off off offT
i v v i v v i i v v i            
   max 2 vmax min 1 min2 2
s
o off off vT
i v v i v v i          (4.5) 
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The zero average neutral-point current condition (
sTo
i =0) can be achieved by 
different values of voff1 and voff2. One set of possible and simple choice of voff1 and 
voff2 is given by 
min
1
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2
mid
2
2
2
off
off
off
vv
vv
vv
 
 
 
     (4.6) 
and the modified phase reference voltages are given by 
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     (4.7) 
The modified reference voltages for phase a are shown in Figure 5-2 for 
modulation index 1.1547. The reference phase voltages for other phases will be 
shifted in phase by 2π/3 and 4π/3 radians. It can be seen from Figure 5-2 that the 
maximum modulation index achieved in the linear range is 1.1547, which is equal to 
the maximum modulation index achieved by space vector PWM [80]. The reference 
voltage waveform for this modulation strategy is the same as of Nearest Three 
Virtual Space Vector PWM proposed in [43]. A fast carrier-based implementation of 
this modulation strategy was proposed in [68]. This implementation is similar to the 
carrier-based implementation of PWM given by (4.7). The main advantage of this 
implementation is its simplicity and maximum utilization of the modulation index 
linear range to achieve io Ts =0. 
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Figure 5-2  Reference voltage waveform of phase A for carrier-based implementation to achieve io Ts =0 
(m=1.1547). 
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5.2 Model of Neutral-Point Voltage Dynamics 
The modified reference voltage waveforms given by (4.7) ensure zero average 
neutral-point current in a switching time period for ideal conditions of high 
inductive load, ideal switching devices, etc. The non-idealities of the components, 
transients, etc., may cause the unbalance of the neutral-point voltage. A closed loop 
controller is required to maintain the neutral-point voltage balance. To design a 
neutral-point voltage controller, a model describing the dynamic behavior of the 
neutral-point voltage is required. 
It is shown in the previous section that zero average neutral-point current can be 
achieved if the common mode offsets, given by (4.6), are added to the reference 
voltages for sinusoidal PWM, and the phase having the middle voltage value have 
four transitions in the switching period. The carrier-based implementation of the 
PWM with zero neutral-point current is extended in this section to gain the control 
over the neutral-point voltage. A new factor k is introduced which will be used as a 
control variable for the neutral-point voltage controller. The reference voltages for 
carrier 1 are made proportional to k, and the reference voltages for carrier 2 are 
proportional to (1-k). Using this, the modified phase reference voltages are given as 
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and the duty cycles are given as 
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     (4.9) 
It can be seen from (4.8) that the factor k is applied in such a way that the line-
line voltages are not changed. As a check, the line-line voltage between the phase 
having the maximum voltage value and the phase having the middle voltage value 
can be derived as 
   
       
m m m m
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   (4.10) 
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In this case, the common mode offsets added to the voltage reference signals for 
sinusoidal PWM are functions of k as given by 
 
 
1 min
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1 2 min max
1
1 .
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off off off
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v v v k v k v
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    (4.11) 
The modified reference voltages for phase a are shown in Figure 5-3 for 
modulation index 0.9 with different values of k. The reference phase voltages for 
other phases will be shifted in phase by 2π/3 and 4π/3 radians. Since the reference 
voltages for the PWM are a function of the factor k as given by (4.8), the average 
neutral-point current of the inverter will also be a function of factor k. From (4.3) 
and (4.9), an expression for the neutral-point current is derived as 
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where pe is the output power of the inverter. Equation (4.12) is the expression for the 
neutral-point current as a function of k, and it shows that the neutral-point current is 
proportional to the output power drawn from the converter. If k =0.5, the reference 
voltages given by (4.8) will be equal to the reference voltages given by (4.7), and the 
average neutral-point current will be zero. 
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Figure 5-3  Reference voltage waveforms for different values of k (m=0.9) 
Since the neutral-point voltage variation depends on the neutral-point current, a 
model for the neutral-point voltage dynamics can be obtained as a function of factor 
k. This requires an equivalent circuit diagram, which is shown in Figure 5-4, of the 
average neutral-point voltage. The top and bottom DC-link capacitor voltages are 
shown by vdc1 and vdc2. The current through the capacitors are given by idc1 and idc2. 
By applying the Kirchoff’s Current Law at node O, the average DC-link capacitor 
voltage variation in Ts )(
sTdc
v  can be derived as 
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Figure 5-4  Equivalent circuit diagram of the DC-link in the NPC three-level converter. 
It can be seen from (4.13) that the DC-link capacitor voltage variation is a 
continuous function of the output power of the inverter, the factor k, and the DC-link 
voltage, but it is a nonlinear function. So a linearized model describing the behavior 
of the neutral-point voltage dynamics for small AC perturbations about a DC 
operating point should be derived. The model can then be treated as a linear system, 
and linear control theories can be applied. To derive the linearized model, small AC 
perturbations, represented by “~”, are introduced in DC operating point values. The 
DC operating point values are represented by capital letters. Therefore, 
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     (4.14) 
The steady state solution of (4.13) can be given by 
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which corresponds to the DC operating point values. Using (4.13), (4.14), and (4.15) 
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or,   2 edc dc
dc
Pd
C v k
dt V
          (4.16) 
Equation (4.16) is the linearized model, and it is an equation of a first-order 
system. It shows that the dynamics of the neutral-point voltage depends on the factor 
k. Equation (4.16) can be used as a plant model to design the neutral-point voltage 
controller based on classical control theories, which require the transfer function of 
the plant. Using Laplace transformation of (4.16); the transfer function of the plant, 
i.e. the transfer function of the control variable k~  to the output dcv~ , is given by 
   
 
2 1dc e
vk
dc dc
v s P
G s
k s V C s
 
     

     (4.17) 
It can be seen from (4.17) that the transfer function is proportional to the average 
power. If the average power changes, the plant transfer function will change. Vdc can 
be assumed constant since it is determined by the grid supply voltage. 
5.3 Controller for Neutral-Point Voltage Balance 
A high performance neutral-point voltage controller is required for the small DC-
link capacitor based NPC three-level converter. The average neutral-point current 
can be controlled by changing factor k, which in turn controls the neutral-point 
voltage. The factor k will be used as a control variable for the neutral-point voltage 
controller. The new first-order model of the average neutral-point voltage variation 
is given by (4.16). Classical linear control theories can be used to design a fast and 
stable controller using this model. A simple PI controller is used. The block diagram 
of the controller is given in Figure 5-5. The transfer function given by (4.17) can be 
used to choose the parameters of the PI controller. 
2 e
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 
dcv
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Figure 5-5  Neutral-point voltage controller block diagram. 
The transfer function of the PI controller is given by 
  1c p
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 


     (4.18) 
where Kp is the proportional gain and T is the integral time of the controller. 
Using (4.17) and (4.18), the open loop transfer function of the neutral-point 
voltage control system is given by 
      21. eOL c vk p
dc dc
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G s G s G s K
s T V C s
 
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   (4.19) 
83 
 
The open loop transfer function given by (4.19) can be interpreted as a 
multiplication of two terms; 1 s T
s T
 

 and 
2 p e
dc dc
K P
V C s

 
. The gain crossover frequency of 
the open loop transfer function is decided by the term 
2 p e
dc dc
K P
V C s

 
 if T is chosen such 
that it will not affect the gain crossover frequency. Assuming this, the gain crossover 
frequency of the open loop transfer function is given by 
2 p e
c
dc dc
K P
V C
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
     (4.20) 
From (4.20), Kp can be given by 
.
2
dc dc
p c
e
V C
K
P


       (4.21) 
The PI controller is designed for the maximum power condition. The bode plots of 
plant   sGvk , controller   sGc , and the open loop   sGOL  transfer functions are 
shown in Figure 5-6. The value of Kp is chosen in such a way that the gain crossover 
frequency (ωc) of the open loop transfer function is 1 kHz. The gain crossover 
frequency is chosen as one tenth of the switching frequency (10 kHz). The 
maximum power corresponds to the maximum value of ωc. If the power is reduced, 
ωc will be reduced for a given Kp. If the PI controller was designed for the induction 
machine no-load condition, ωc could then become higher than the switching 
frequency at full load condition which is not recommended. 
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Figure 5-6  Bode plot of plant, controller, and open loop transfer function. 
The integral time (T) of the PI controller is the inverse of the corner frequency of 
the PI controller. This corner frequency should be lower than ωc to have high phase 
margin for the whole operating range. The corner frequency of the PI controller is 
chosen as 50 Hz. This will ensure that even if the power is reduced to 10% of the 
maximum, i.e., ωc is reduced to 10% of the maximum, the corner frequency of PI 
controller will be lower than the gain crossover frequency (ωc) of the open loop 
transfer function   sGOL . 
The factor k is the control variable and it is equal to the output of the PI 
controller. The output of the PI controller should be limited since the control 
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variable k decides the duty cycle of the switches in the converter. The maximum and 
minimum limits of the PI controller output are given by kmax and kmin. The control 
variable k should be limited in such a way that the reference phase voltages for 
carrier 1 be between 0 and 1, and the reference phase voltage for carrier 2 be 
between 0 and −1 to ensure the PWM operation in the linear range. Using (4.9), the 
limits for the controller output are given by 
max
max min
min
max min
1
min ,1
1
max 1 ,0
k
v v
k
v v
 
    
 
    
     (4.22) 
5.4 Small DC-Link Capacitors Based Converter 
The drive system under consideration is shown in Figure 5-7, where a six-pulse 
rectifier is used as a front end converter. The six-pulse diode bridge rectifier 
generates 300 Hz ripple at its output voltage. The DC-link capacitor is used to 
maintain a constant voltage at DC-link. This requires large value of the DC-link 
capacitors. Typically the DC-link capacitor is sized in such a way that the DC-link 
LC filter cutoff frequency will be less than 300 Hz. In that case, the capacitance has 
a value in the order of a few mF and electrolytic capacitors are required. However, 
the input supply current has high THD if the rectifier is loaded with a big capacitor. 
To improve the input supply current THD, the DC-link capacitance value is reduced 
[82]. Film capacitors are used as the DC-link capacitor which improves the 
reliability of the drive system as well. In this case, the DC-link voltage features of 
300 Hz ripple, and the minimum and maximum values of the DC-link voltage are 
given by 
    
    
1 2 ,
1 2 ,
3
min cos 2
6 2
max 6
dc dc l peak g
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v t v t v v
 
    
 
   
   (4.23) 
where vl,peak is the peak line -line voltage supplied by the grid, and vg is the rms value 
of the grid phase voltage. The voltage drop across the DC-link inductor is neglected 
for simplicity. 
 
Figure 5-7  Circuit diagram of the NPC converter based drive with small DC-link capacitors. 
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A space vector modulation strategy for the small DC-link capacitor based two-
level converter is proposed in [82], where the modulation index is time-varying and 
determined by the DC-link voltage in every switching cycle in order to get a 
sinusoidal output voltage. It is shown in [82] that the maximum modulation index 
corresponds to the minimum DC-link voltage avoiding the overmodulation region in 
the space vector modulation strategy. This limits the output voltage of the inverter. 
As an example, for 230 V grid phase rms voltage, the maximum output phase rms 
voltage for the modulation index of 1.1547 can be given as 
 1 2
,max
3min 1.1547
200V
2 2 2
gdc dc
o
vv v
v

      (4.24) 
The maximum output fundamental rms voltage can be increased if the 
modulation index is constant. If the resistive drop of the DC-link choke is neglected, 
the average value of the DC-link voltage can be given by 
3 6
dc gV v

       (4.25) 
If the DC-link voltage ripple is denoted by vdch, the DC-link voltage can be given 
as 
dc dc dchv V v        (4.26) 
Substituting (4.26) in (3.44) 
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    (4.27) 
Since m·vdch has an average value equal to zero, the rms value of the inverter output 
voltage is 
2 2
dc
o
V
v m       (4.28) 
Substituting (4.25) and the maximum modulation index m=1.1547 in (4.28) 
,max
3 6 3
1.1547 220 V
2 2
o g gv v v
 
       (4.29) 
The maximum output voltage is increased to 220 V in the linear range. The small 
DC-link capacitor based converter improves the input line THD, but this modulation 
strategy causes harmonics at the inverter output voltage, which in turn causes low-
order harmonics in the machine phase currents. The three level inverter with stiff 
DC-link voltage is compared to a small DC-link capacitor based converter in terms 
of the machine current harmonics and the input supply current THD in the next 
section. The small DC-link capacitor based converter has small amount of energy 
stored in the DC-link capacitor, and a high performance controller is required for the 
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neutral-point voltage balance. The performance of the controller is also verified 
experimentally in the next section. 
5.5 Experimental Results 
The block diagram of the drive system is shown in Figure 5-8.The drive system 
utilizes the NPC three-level converter with the small DC-link capacitors fed from a 
six-pulse diode bridge rectifier. The diode bridge rectifier is directly connected to 
grid. The grid has 230 V line-neutral rms voltage which corresponds to Vdc = 538 V. 
The induction machine is rated for 7.5 kW power as the shaft output power. This 
requires an output power of the three-level inverter of 8.7 kW approximately (Pe=8.7 
kW). The rating of the induction machine is given in Table 5-1. The three-level 
inverter is realized using SEMIKRON IGBT module SK30MLI066. Each module 
has 4 IGBTs and 6 diodes required for one leg of the NPC three-level converter. 
s
s
 
Figure 5-8  Block diagram of the drive system with controller. 
Table 5-1  Induction machine ratings 
Rotor Mechanical Power 7500 W 
Input Phase Voltage (rms) 220 V 
Input Phase Current (rms) 14.8 A 
Output Speed  2920 rpm 
Rated Output Torque 24.6 N·m 
The DC-link capacitors used in the converter are 14 μF each, as shown in Figure 
5-8. The drive is controlled using the open loop V/f control. The maximum 
modulation ratio of 1.1547 is used at 50 Hz supply frequency to the inverter. The 
experimental results are shown for 500 Hz and 1000 Hz gain crossover frequencies 
of the open loop transfer function designed at the maximum power (Pe=8.7 kW). 
Using (4.21), the values of Kp can be calculated as −0.0007 and −0.0014 for 500 Hz 
and 1000 Hz gain crossover frequencies, respectively. The integral time (T) of the 
controller is chosen as 1/(100π) as discussed in the previous section. 
87 
 
Figure 5-9 (a) and (b) show the DC-link voltages (vdc1, vdc2), the induction 
machine line current (iA), and the machine line-line voltage (vAB) at no load and full 
load at induction machine output. The results shown in Figure 5-9 are for Kp = 
−0.0007. This is designed to obtain the gain crossover frequency (ωc) of 500 Hz at 
full load. The gain crossover frequency (ωc) at no load will be approximately 50 Hz 
since the output power of the inverter is reduced to 10%. The low value of ωc 
corresponds to the high time constant of the closed loop transfer function [4]. It can 
be seen in Figure 5-9 that vdc1 and vdc2 are not equal, and it affects the harmonic 
components of the machine voltage, which causes 1.9% weighted total harmonic 
distortion (WTHD) in the machine phase current at full load. 
 
          
(a)    (b) 
Figure 5-9  vdc1, vdc2, machine phase current (ias), and machine L-L voltage (vab) for ωc=500 Hz and14 μF 
DC-link capacitors. (a) Induction machine at no load.  
(b) Induction machine at 7.5 kW output mechanical power. 
The response of the drive system for 1 kHz gain crossover frequency (ωc) at 
maximum power is shown in Figure 5-10 with Kp = −0.0014. Figure 5-10 (a) and (b) 
show the DC-link voltages (vdc1, vdc2), the induction machine line current (iA), and the 
machine line-line voltage (vAB) at no load and full load at induction machine output. 
The gain crossover frequency (ωc) at the no load on the induction machine will be 
100 Hz. It can be seen that this choice of Kp = −0.0014 provides the performance 
with the neutral-point voltage balance in the whole power range. The waveforms for 
the DC-link voltages (vdc1, vdc2) are equal in this case, and the induction machine 
output phase current WTHD is reduced to 1.2% at full load. 
 
        
(a)    (b) 
Figure 5-10  vdc1, vdc2, machine phase current (ias), and machine L-L voltage (vab) for ωc=1 kHz and14 μF 
DC-link capacitors. (a) Induction machine at no load.  
(b) Induction machine at 7.5 kW output mechanical power. 
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The current harmonics in the induction machine depend on the voltage 
harmonics injected to the machine and the impedance offered by the leakage 
inductances of the machine at those frequencies [70]. Since the voltage harmonics 
injected to the machine do not change as the load increases, the current harmonics 
will also not change. Since the fundamental current value is lower, the WTHD at no 
load increases to 3.3%. 
The results shown in Figure 5-9 and Figure 5-10 are having 300 Hz ripple in the 
DC-link voltages because of an equivalent 7 μF DC-link capacitor (series 
combination of two 14 μF capacitors) and 200 μH DC-link choke. This corresponds 
to the DC-link LC filter cutoff frequency of 4 kHz. To compare the performance of 
this converter with the converter having stiff DC-link voltage, the DC-link capacitor 
is changed to 1.65 mF (series combination of two 3.3 mF capacitors) without 
changing the DC-link choke. This corresponds to the DC-link LC filter cutoff 
frequency of 275 Hz. The DC-link voltages (vdc1, vdc2), the induction machine line 
current (ias), and the machine line-line voltage (vab) at full load at induction machine 
output are shown in Figure 5-11. It can be seen from Figure 5-11 that the machine 
current waveform is less distorted, and the machine current WTHD is reduced to 
0.9%, which is mainly caused by the switching frequency harmonics. On the other 
hand, the input line current waveform is deteriorated as shown in Figure 5-12(a) 
with 104% line current THD. Figure 5-12(b) shows the input line current and the 
output line-line voltage waveform of the drive system at full load condition with 14 
μF DC-link capacitors. The input line current THD is 29.6% for 14 μF DC-link 
capacitors. The input line current THD and output machine current WTHD are given 
in Table 5-2. 
 
 
Figure 5-11  vdc1, vdc2, machine phase current (ias), and machine L-L voltage (vab) for ωc=1 kHz with 
induction machine at 7.5 kW output mechanical power and 3.3 mF DC-link capacitors. 
         
(a)    (b) 
Figure 5-12 Input phase current (is1) and machine L-L voltage (vAB) with induction machine at 7.5 kW 
output mechanical power. (a) Cdc=3.3 mF. (b) Cdc=14 μF. 
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Table 5-2  Input line current THD and output machine current WTHD at 7.5 kW 
output power 
CONDITIONS INPUT LINE CURRENT THD MACHINE CURRENT WTHD
Cdc=3.3 mF & ωc=1 kHz 104% 0.9% 
Cdc=14 μF & ωc=1 kHz 29.6% 1.2% 
Cdc=14 μF & ωc=500 Hz 31% 1.9% 
 
 
(a)   (b) 
 
(c) 
Figure 5-13  vdc1, vdc2 response under unbalance. (a) Kp= −0.0007. (b) Kp= −0.0014. (c) Kp= −0.0028. 
 
The results shown in Figure 5-9 and Figure 5-10 are for steady state with 30 kΩ 
resistances across the DC-link capacitors as shown in Figure 5-8. An unbalance in 
the DC-link voltages is created by changing 30 kΩ to 25 kΩ across the bottom DC-
link capacitor, and it cuases a voltage difference of 50 V between the two capacitor 
voltages. The response of the DC-link voltage for different choices of Kp are shown 
in Figure 5-13. Figure 5-13(a) shows the response for Kp = −0.0007. A high 
overshoot, because of low crossover frequency, causes the overvoltage across the 
bottom DC-link capacitor, and the converter is switched off. Figure 5-13(b) shows 
the response for Kp = −0.0014. It can be seen that the DC-link voltage balance is 
achieved within 24 ms after the controller is turned on. The controller is turned on 
with the induction machine at no load, since there is no current controller for the 
induction machine. This condition corresponds to low gain crossover frequency (ωc) 
for a given Kp. A faster response to correct the unbalance can be achieved by using a 
higher absolute value of Kp as shown in Figure 5-13(c) for Kp = −0.0028. The DC-
link balance is achieved within 12 ms in this case with reduced overshoot. A higher 
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absolute value of Kp is not used to improve the response further, because it will 
cause very high bandwidth of the open loop transfer function   sGOL  at maximum 
power which is not recommended. The response of the neutral-point voltage 
controller can be controlled by changing the gain of the PI controller. If an online 
tuning of the PI controller as a function of power is used, optimal performance can 
be achieved in the whole operating range, but it needs more computation in a 
switching period. 
5.6 Summary and Conclusion 
A NPC three-level converter with small DC-link capacitors is presented in this 
chapter. The converter utilizes a modulation strategy with zero average neutral-point 
current in a switching period. A new model describing the dynamics of the neutral-
point voltage is proposed. This simplified model shows that the neutral-point current 
is proportional to the output power of the converter. A methodology to design the 
neutral-point voltage PI controller is presented using classical control theory. The 
controller output is used to calculate the modified reference phase voltage signals. 
The modified reference phase voltages are used for carrier-based implementation of 
the modulation strategy. The proposed controller does not require the information of 
the output phase current. The controller performance is verified experimentally for a 
7.5 kW induction machine based drive with only 14 μF DC-link capacitors. The 
experimental results show the operation of the drive at the maximum modulation 
index of 1.1547. The experimental results show that the controller is able to 
maintain balanced capacitor voltages with 10 kHz switching frequency in the 
presence of 300 Hz ripple of the DC-link voltages caused by the six-pulse rectifier. 
It is also shown that the small DC-link capacitor based converter improves the line 
current THD, but the proposed modulation strategy causes low-order harmonics in 
the machine current since the average DC-link voltage is used for the duty cycle 
calculation. The performance for the DC-link unbalance condition is also studied for 
different gains of the PI controller. A fast settling time is achieved with the higher 
absolute gain.  
The simple implementation of the controller and modulation strategy presented 
in this chapter requires minimal computation. The neutral-point voltage controller 
presented is verified for a small and big DC-link capacitor based drive, which shows 
that the approach is very general. It can be used for any NPC three-level converter in 
other applications, e.g., for grid connected three-level NPC converter. 
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Chapter 6  
Performance Comparison of Two-Level and 
Three-Level Inverter with Small DC-Link 
Capacitors 
The small DC-link capacitor based inverters have the advantages of reduced size 
and high reliability. The NPC three-level inverter can also be operated with small 
DC-link capacitors as described in the previous chapter. The NPC three-level 
inverter requires higher number of power semiconductors as compared to that of the 
two-level inverter. The NPC inverter requires 12 insulated gate bipolar transistors 
(IGBT) and 18 diodes as compared to 6 IGBTs and 6 diodes, which are required for 
a two-level inverter. This increases the control capability of the inverter with 
increased number of switching states as discussed in chapter 4 and 5, but it also 
increases the complexity of hardware realization of the inverter. This difficulty can 
be overcome by using the modules for realizing a leg of the NPC three-level inverter 
produced by different manufacturers [88], [90], [93], and [94]. However, each IGBT 
requires a gate drive circuit and an isolated power supply for the gate driver. The 
design of a simple power supply circuit for gate drivers of the NPC three-level 
inverter was proposed in [12]. This design does not require any isolated power 
supply for the gate drivers. In spite of increased number of active components in the 
NPC three-level inverter, it was shown in [77] that it have advantages of reduced 
common mode voltage and losses as compared to the two-level inverter. The 
comparison shown in [77] is valid for the inverters with standard PWM techniques, 
such as sinusoidal PWM or space vector PWM. However, it was shown in the 
previous chapters that it is not feasible to operate a small DC-link capacitors based 
drive with these PWM techniques. Therefore, it is required to compare the 
performance of small DC-link capacitors based two-level and three-level inverters. 
In this chapter, the efficiency, the common mode voltage, the shaft voltage, and 
the EMC performance are compared for the two-level and three-level inverter with 
small DC-link capacitors. The common mode voltage, EMC performance, and 
efficiency of the inverters are compared since they are the major factors for deciding 
the size of passive components in inverters. Section 6.1 discusses the common mode 
voltage generated by the two-level and the three-level inverter. A small description 
of the setup for measuring the machine shaft voltage is also presented in Section 6.1. 
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The experimental results comparing the machine shaft voltages generated by the 
two-level and three-level inverter will be presented. Section 6.2 discusses the EMC 
measurement setup and results comparing the performance of the ASD fed by the 
two-level and three-level inverter. Section 6.3 presents the results comparing the 
efficiency of the two-level and three-level inverter fed drive system.  
6.1 Common Mode Voltage and Shaft Voltage 
Common mode voltage is defined as a voltage which appears in common at all 
the terminals of a device with respect to ground. For the inverter, it is a voltage that 
appears in common at all the output terminals of the inverter with respect to ground. 
A typical ASD system block diagram, which shows the connections between ASD 
and ground, is shown in Figure 6-1. It can be seen from Figure 6-1, that the output 
terminals (a, b, and c) of the inverter are connected to the machine. The common 
mode voltage for the inverter can be defined as the voltage (vnG) between the neutral 
terminal n and the ground (G), since the sum of voltages of the output terminal of 
the inverter with respect to the neutral terminal is zero for a balanced load. 
0an bn cnv v v        (4.30) 
The common mode voltage (vnG) can be expressed as the sum of two voltages, 
voltage (vOG) of the neutral-point of the DC-link with respect to ground and voltage 
(vnO) of the neutral terminal (n) with respect to the neutral-point of DC-link [55]. It 
can be given by 
nG OG nOv v v       (4.31) 
It was shown in [35] that the first component (vOG) of the common mode voltage 
(vnG) is the low frequency amplitude modulated ripple component with frequency of 
six times the input grid frequency component, and the second component (vnO) has 
high frequency component due to inverter switching. The high frequency component 
of the common mode voltage due to switching states of the inverter can be expressed 
as  
3
aO bO cO
nO
v v v
v
 
      (4.32) 
 
Figure 6-1  Block diagram of an ASD with ground connections. 
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The two-level inverter has 8 switching states and the three-level inverter has 27 
switching states. Each switching state generates a common mode voltage (vnO) as 
given by (4.32). The common mode voltages generated by the switching states of 
the two-level inverter and the three-level inverter are given in Table 6-1 and Table 
6-2, respectively. 
Table 6-1  Common mode voltage for two-level inverter 
Switching States Common Mode Voltage (vnO) 
+ + + vdc/2 
+ − +, + + −, − + + vdc/6 
− + −,− − +, + − − −vdc/6 
− − − −vdc/2 
 
Table 6-2  Common mode voltage for three-level inverter 
Switching States Common Mode Voltage (vnO) 
+ + + vdc/2 
+ + 0, + 0 +, 0 + + vdc/3 
+ − +, + + −, − + +, 0 0 +, 0 + 0, + 0 0 vdc/6 
0 0 0, + 0 −, + − 0, 0 + −, 0 − +, − + 0, − 0 + 0 
− + −, − − +, + − −, 0 − 0, 0 0 −, − 0 0 −vdc/6 
0 − −, − 0 −, − − 0 −vdc/3 
− − − −vdc/2 
It can be seen from Table 6-1 that the common mode voltage generated by the 
switching states (+ + +) and (− − −) are vdc/2 and −vdc/2, respectively which are 
highest in magnitude. In the three-level inverter, if the switching state (0 0 0) is 
applied instead of the switching states (+ + +) and (− − −), the common mode 
voltage can be reduced, and the maximum magnitude of the common mode voltage 
generated by the inverter can be vdc/3 and −vdc/3.  
Different PWM strategies were proposed for common mode voltage reduction 
for the two-level inverter. A review of different common mode reduction techniques 
for the two-level inverter can be found in [55]. Different modulation strategies for 
common mode voltage reduction have limitations in achieving either high or low 
modulation index. So the conventional space vector PWM method is used because it 
provides full utilization of the DC-link voltage with minimum switching. 
Different PWM strategies for reducing or eliminating the common mode voltage 
generated by the NPC three-level inverter were presented in [20], [27], [53], [79], 
[61], and [69]. However, these modulation techniques require high value of the DC-
link capacitance. 
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The modulation strategy used for small DC-link capacitor based three-level 
inverter is described in the previous chapter. It was shown that this modulation 
strategy is the same as proposed in [43] if k=0.5 is substituted in (5.8). The space 
vector representation of this modulation strategy was shown in Figure 4-19. It can be 
seen from Figure 4-19 that the virtual vector VZ0, which is used to realize the zero 
vector in the modulation strategy proposed in [43], uses only switching state (0 0 0) 
thus avoiding the switching states with high common mode voltage. 
The PWM strategies used for the small DC-link capacitor based three-level 
inverter and two-level inverter are simulated. Space vector PWM is used for the 
two-level inverter. The common mode voltages (vnO) for the two-level and three-
level inverter are shown in Figure 6-2. The DC-link voltage is assumed to be 600 V. 
It can be seen from Figure 6-2 that the common mode voltage for the three-level 
inverter has peak-peak value of 400 V as compared to 600 V of peak-peak value for 
the two-level inverter. 
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(a)    (b) 
Figure 6-2  Common mode voltage (vnO) for (a) three-level and (b) two-level inverter. 
The common mode voltage has high frequency component with high dv/dt as 
shown in Figure 6-2. A portion of this common mode voltage appears across the 
shaft of the machine and ground [50] due to the parasitic capacitance between the 
shaft and the machine chassis. This voltage is referred as shaft voltage [50]. This 
voltage is one of the reasons for the parasitic bearing currents [23], [34], [36], and 
[50] which may lead to bearing failure of the machine. 
6.1.1 Experimental Setup and Results 
The common mode voltage and the shaft voltage generated by the two-level and 
the three-level inverter are measured. Both inverters have small DC-link capcitors. 
The two-level inverter and the machine used are from an existing product from 
Grundfos [89].  The power level of the product is 7.5 kW, and the inverter has the 
DC-link capacitor of 14 μF capacitance. Space vector PWM is used in the product 
with switching frequency of 9 kHz. 
The product is an integrated drive system, where the two-level inverter is 
mounted on the stator frame of the machine. The three-level inverter is developed 
using the chassis of the same product in such a way that the three-level inverter can 
replace the two-level inverter without any mechanical modification in the machine 
Two-Level Inverter Three-Level Inverter 
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chassis. The three-level inverter details were presented in the previous chapter. The 
switching frequency used for the three-level inverter is 10 kHz. 
The block diagram of the measurement setup for the common mode voltage and 
the shaft voltage is shown in Figure 6-3. The common mode voltage is measured 
across the star point of the three resistors with high resistances and the ground as 
shown in Figure 6-3. The value of resistance is 39.4 kΩ. The resistance network 
should be balanced to create a balance star point. 
The shaft voltage is measured between the machine shaft and the machine frame, 
which is connected to ground. Since the shaft is rotating, an arrangement is made for 
the shaft voltage measurement. In this measurement setup, a contact, which has a 
cable of maintaining electrical connection even though one part is rotating, is used. 
 
Figure 6-3  Experimental setup block diagram for common mode and shaft voltage measurement. 
The common mode voltage and the shaft voltage measurements are shown in 
Figure 6-4. It can be seen from Figure 6-4 that the shaft voltage is proportional to 
the common mode voltage. The peak-peak common mode voltage for the two-level 
inverter is 693 V, which is equal to the DC-link voltage. The peak-peak common 
mode voltage for the three-level inverter is reduced to 500 V for the modulation 
technique used. The common mode voltage waveforms are having different voltage 
levels. Each voltage level corresponds to a common mode voltage level given in 
Table 6-1 and Table 6-2 for the two-level and three-level inverter, respectively. It 
can be seen from Figure 6-4 that the change in the common mode voltage level is 
lesser in case of the three-level inverter than that of the two-level inverter during 
each switching. This helps in reducing the parasitic bearing current. The number of 
transitions between the switching states in a switching period for the two-level 
inverter is six, while the number of transitions between the switching states in a 
switching period for the three-level inverter is eight. The increased number of 
switching is required for zero average neutral-point current of the three-level 
inverter as discussed in the previous chapter. 
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(a)   (b) 
Figure 6-4  Common mode voltage and shaft voltage for small DC-link capacitor based (a) two-level 
inverter. (b) three-level inverter. 
6.2  Electromagnetic Interference (EMI) 
Measurements 
High frequency switching action of the inverters creates high frequency noise in 
the drives, which can interfere with other systems. The inverter output current paths, 
which contribute to noise, are shown in Figure 6-5. The phase-phase parasitic 
capacitors give rise to differential mode current caused by high switching of the 
inverters. However, this current circulates inside the inverter and does not create 
problem for other equipments. On the other hand, the phase to chassis parasitic 
capacitors provides path for the common mode current into ground due to high 
frequency common mode voltages. This current may create a problem for low 
voltage susceptible equipment such as communication links, sensors, computer 
systems etc. [35]  
 
Figure 6-5  Common mode and differential mode current path for the inverter. 
Different EMI standards are developed, which limit the allowable common mode 
current to be emitted by the drives. The test procedure to measure the common mode 
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current is also specified in the standards. The standard specifies line impedance 
stabilization networks (LISN) at the input to the EMI filter. For a three-phase 
system, they measure the common mode noise voltage at the MAIN supply since the 
common mode noise is greater than the differential mode noise. 
EMI filters are required to limit the common mode and differential mode current. 
A schematic for a two stage EMI filter is shown in Figure 6-6. This filter is used in 
small DC-link capacitor based two-level and three-level inverter. The conducted 
emission tests are performed according to EN 61800-3 standard [31]. The software 
used for the conducted emission measurement is EMC32 from Rohde & Schwarz 
[96]. LISN network is PMM L3-100, which can be used for the frequency range 
from 9 kHz to 30 MHz [95]. The two-level inverter based drive used for the 
measurement is a product from Grundfos [89]. The two-level inverter has 14 μF DC-
link capacitor. The EMI performance of the two-level inverter is compared with the 
EMI performance of the three-level inverter, which is described in the previous 
chapter, with 7 μF equivalent DC-link capacitor. The results for the two-level and 
the three-level inverter are shown in Figure 6-7 and Figure 6-8, respectively. It can 
be seen from Figure 6-7 and Figure 6-8, that conducted emission for both drives are 
low enough for Category C1 of EN 61800-3. However, the noise generated by the 
three-level inverter is lesser than that of the two-level inverter for low frequencies 
upto 500 kHz. This implies that the EMI filter can be reduced in size for the three-
level inverter to achieve the same performance of the two-level inverter since the 
low frequency conducted emission is dependent on the EMI filter. The high 
frequency conducted emissions from the inverter are mainly decided the layout and 
the mechanical arrangement of the drive. The parasitic inductors and capacitors are 
small in value, and they may have resonance at high frequency. It can be seen from 
Figure 6-7 and Figure 6-8 that the conducted emission from the three-level inverter 
is high at 20 MHz range. This is due to the mechanical arrangement of the system 
and independent of EMI filter size. Recommendation for layout of the EMI filter, 
the mechanical arrangement of the drive system, and ground connections are 
discussed in [35]. 
CM chokeCM choke
 
Figure 6-6  Two stage EMI filter. 
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Figure 6-7  Conducted emission measurements for the two-level inverter acc. to EN 61800-3. 
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Figure 6-8  Conducted emission measurements for the three-level inverter acc. to EN 61800-3. 
6.3 Efficiency Measurements 
The small DC-link capacitor based drive efficiency is measured using Norma 
D6100 power analyzer. Power are measured at the input to the inverter (Pg), the 
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output of the inverter (Pinv), and the mechanical output of the machine (Pmech) as 
shown in Figure 6-9.  
 
Figure 6-9  Block diagram of the drive for efficiency measurement.  
The small DC-link capacitor based two-level inverter can be operated with 
discontinuous PWM to reduce losses. The two-level inverter used for efficiency 
measurement is operated with continuous PWM upto speed of 1500 rpm for low 
power and with 120° discontinuous PWM at higher speed for high power operation. 
On the other hand, the three-level inverter uses the PWM strategy, where the phase 
with the middle voltage value switches four times instead of two as discussed in the 
previous chapter. The three-level inverter is operated with 8 kHz and 10 kHz 
switching frequency, and the two-level inverter is operated with 9 kHz switching 
frequency. Power are measured from 1 kW to 7.5 kW mechanical output power with 
the increment of 500 W. The rectifier-inverter system efficiency is shown in Figure 
6-10, and it is calculated as 
inv
inv
g
P
P
        (4.33) 
It can be seen from Figure 6-10 that the three-level inverter efficiency is better than 
that of the two-level inverter. The three-level inverter efficiency is 97.4% and 97.3% 
for 8 kHz and 10 kHz, respectively at full power as compared to 97.15%, which is 
obtained by the two-level inverter. This corresponds to total loss reduction from 256 
W (two-level inverter) to 233 W (Three-level inverter). Since the size of the heat 
sink of the inverter is decided by the loss, it can be said that the size of heat sink can 
be reduced by 9% or the requirement of the air flow can be reduced, which in turn 
can reduce noise from the fan. 
 
Figure 6-10  Rectifier-inverter system efficiency. 
100 
 
The efficiency of the three-level inverter can be increased with proper design of 
gate drive circuit in the present experimental setup. The gate driver used in the three-
level inverter is HCPL-316J [85]. The gate driver High Level Output Voltage, which 
is equal to gate-emitter voltage applied to IGBT, is the gate driver supply voltage 
minus 1.2 V for 650 μA. There are 10 kΩ resistors across each gate and emitter pins 
of the IGBTs, and they draw current of approx. 1.5 mA from the gate driver (The 
gate driver supply voltage is 15 V). This causes the gate-emitter voltage of the IGBT 
to decrease by approx. 1 V, which in turn increases the conduction voltage drop of 
the IGBT. It can be seen from the typical output characteristics (Fig. 1) of the IGBT 
datasheet [98] that the conduction voltage of the IGBT decreases with the increase in 
the gate-emitter voltage. If the gate drive circuit is modified in such a way that the 
gate-emitter voltage will be 15 V when the IGBT is turned on, the losses in the 
three-level inverter can be reduced further. 
The three-level inverter produces lower harmonic current components due to the 
switching of the inverter; the overall drive system efficiency is a better indicator that 
can show the advantage of the three-level inverter. The overall system efficiency is 
defined as 
mech
sys
g
P
P
        (4.34) 
The output mechanical power is measured as a product of torque and speed. The 
system efficiency of the three-level inverter based drive is 84.3% and 83.9% for 8 
kHz and 10 kHz, respectively at full power as compared to efficiency of 83.5% 
which is obtained by the two-level inverter based drive system. 
 
Figure 6-11  Drive efficiency. 
6.4 Summary and Conclusion 
The small DC-link capacitor based two-level and three-level inverter are 
compared in this chapter. The common mode voltage, conducted emission, and 
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efficiency are compared since the EMI filter and heat sink, which contribute to 
passive components, are decided by them. It has been shown in this chapter that the 
three-level inverter with small DC-link capacitor have lesser conducted emission 
and higher efficiency as compared to the two-level inverter. The converter losses are 
reduced by 9%, which corresponds to 9% reduction in the size of heat sink. The 
common mode voltage is decreased from ±vdc/2 to ±vdc/3, which helps in reducing 
the size of conducted EMI filter. This has been verified by conducted emission tests, 
which show that the conducted emission by the three-level inverter is 40 dBμV 
@150 kHz as compared to 50 dBμV@150 kHz in case of the two-level inverter with 
same EMI filter. 
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Chapter 7  
Conclusion and Future Work 
The adjustable speed drives has found its application in traction, utility, 
aerospace, and military industries. The main portion of size, weight, and volume of 
the ASDs are because of the passive components. Among passive components, 
capacitors are the major contributors to the size, weight, and volume of the ASD. 
This thesis focuses on the reduction of the size of the passive components for low 
voltage drives. The power range of the ASD is 1-10 kW. The most popular topology 
for this power application is a six-pulse diode bridge rectifier followed by a two-
level inverter. 
The two-level inverter with small DC-link capacitor was discussed in literature. 
However, it may cause an unstable operating point at high power. It was shown in 
this thesis that the overall drive system, which is nonlinear, is stable even though the 
operating point is unstable. Generally, nonlinear system exhibit limit cycles at 
unstable operating points and in this case, it was shown that the input LC filter 
exhibit limit cycle which causes high input line current THD and amplifies the 
harmonics component of the DC-link voltage. 
An active damping technique is also proposed to improve the stability of the 
drive system in this thesis. The active damping terms add harmonic components of 
the DC-link voltage to the machine stator voltages. This causes the harmonics 
components of the machine current, which in turn cause the harmonic components 
in the current drawn by the inverter and stabilize the DC-link voltage. A first-order 
analysis, which describes the effect of the active damping terms on the machine 
current, the current drawn by the inverter, and the DC-link voltage, is presented in 
steady state. Using this analysis, it has been shown that the active damping term 
should be added to the in-phase component of the fundamental stator voltage for 
least harmonic distortion in the machine current. 
The effect of active damping term for vector controlled drive is also discussed. It 
has been shown that the active damping terms, which are added to the machine 
stator voltage, can be added to the stator current reference command. This requires 
modification in the gain of the active damping terms, and it depends on the PI 
controller parameters. 
In addition to reducing the DC-link capacitor for the voltage fed inverter, the 
passive components can be reduced further by using a three-level inverter. The 
three-level inverter has advantage of reduced switching losses, low conducted 
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emissions, and low harmonic distortion at the output voltage. However, the three-
level inverter with small DC-link capacitors requires fast, robust, and stable 
controller for the neutral-point voltage. A new, simple modulation strategy, which 
adds scaled common mode offset to the machine voltage references, is presented in 
this thesis. With this modulation strategy, the dynamics of the neutral-point voltage 
is modeled as a first-order continuous equation. Based on this model, a PI controller 
is designed for controlling the neutral-point voltage of the three-level inverter. A fast 
and stable response is achieved for an induction machine based drive, and it is 
verified by the experimental results. 
The NPC three-level inverter requires higher number of switching transition in a 
switching period with this modulation strategy. This increases the switching losses 
in the inverter. However, it has been shown that the efficiency of the inverter is 
higher than that of the two-level inverter. The overall efficiency of the system is also 
increased due to low output voltage harmonic distortion. The common mode voltage 
and the shaft voltage are also reduced in the three-level inverter as compared to the 
two-level inverter. The conducted emissions from the three-level inverter and the 
two-level inverter are measured. The same EMI filter is used for both measurements, 
and it is shown that the performance of the three-level inverter is better. With 
reduced losses (reduced heat sink) and conducted emission (reduced EMI filter), the 
three-level inverter with small DC-link capacitors can have reduced passive 
components. 
Some ideas for future work related to the thesis are given below: 
1. The active damping terms added to the stator voltage affect the machine 
current. A simple analysis using only first-order approximation was 
presented. An exact analysis considering the effect of second-order terms and 
PWM can be derived to calculate the torque and flux ripple in the machine 
caused by the active damping terms. 
2. Active damping technique for the three-level inverter can be investigated. 
3. The modulation strategy with scaled common mode offset proposed for the 
NPC three-level inverter can be extended to an n-level inverter. 
4. The performance of the neutral-point voltage controller during the 
unbalanced input grid supply voltage needs to be verified. 
5. The controller developed for the neutral-point voltage has poor performance 
at low power because it is based on the active power drawn by the inverter. A 
controller based on the reactive power can solve this problem, and it requires 
further investigations. 
6. The small DC-link drive has oscillating DC-link voltage which may cause 
operation of the drive in overmodulation region. The operation of the three-
level inverter with small DC-link capacitors in overmodulation region can be 
an interesting topic for further research. 
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Appendix A 
Space Phasor 
Space phasor is defined for a three-phase system. In a three-phase system, the 
three quantities related to three-phases can be expressed as a phasor quantity, which 
can be defined as  
   2 3 4 32
3
j j
a b cf e f e f
      
f     (A.1) 
where f denotes a variable which should be represented in space phasor. Subscripts 
a, b, and c represent three phase quantity. 
The space phasor transformation is used for the modeling of general AC 
machine. If α and β denote the real and imaginary axis of the reference frame of 
space phasor, (A.1) can be expressed as 
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and the inverse transformation can be given as 
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Stationary to Rotating Reference Frame Transformation 
The space phasor represents the variables in a stationary reference frame with α 
and β axes. The change of variables from stationary reference frame to rotating 
reference frame was introduced in [A1] for synchronous machines. This 
transformation can be used for induction machine also. The induction machine 
represented in synchronously rotating reference frame has an advantage of easy 
control. The transformation used in this thesis for stationary (α-β) to arbitrary 
rotating reference frame (d-q), described in Figure A1, is given by  
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and the inverse transformation is given by 
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Figure A1 Stationary to rotating reference frame transformation 
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Appendix B 
The following are the particulars of squirrel cage induction machine used in 
chapter 2. It is a 4kW, 415V, and star-connected machine. 
Nominal Parameters Value (SI Units) 
Stator Resistance (rs) 1.6 Ω 
Rotor Resistance (rr) 0.9 Ω 
Stator Inductance (Ls) 0.205 H 
Rotor Inductance (Lr) 0.205 H 
Magnetizing Inductance (Lo) 0.199 H 
Moment of Inertia (J) 0.02 Kg-m2 
Number of Poles (P) 4 
 
